|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
3rd IEEE Symposium on High-Performance Computer Architecture (HPCA '97)
Message Proxies for Efficient, Protected Communication on SMP Clusters
San Antonio, TX
February 01-February 05
ISBN: 0-8186-7764-3
| ASCII Text | x | ||
| B-H. Lim, P. Heidelberger, P. Pattnaik, M. Snir, "Message Proxies for Efficient, Protected Communication on SMP Clusters," High-Performance Computer Architecture, International Symposium on, pp. 116, 3rd IEEE Symposium on High-Performance Computer Architecture (HPCA '97), 1997. | |||
| BibTex | x | ||
| @article{ 10.1109/HPCA.1997.569647, author = {B-H. Lim and P. Heidelberger and P. Pattnaik and M. Snir}, title = {Message Proxies for Efficient, Protected Communication on SMP Clusters}, journal ={High-Performance Computer Architecture, International Symposium on}, volume = {0}, year = {1997}, isbn = {0-8186-7764-3}, pages = {116}, doi = {http://doi.ieeecomputersociety.org/10.1109/HPCA.1997.569647}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - High-Performance Computer Architecture, International Symposium on TI - Message Proxies for Efficient, Protected Communication on SMP Clusters SN - 0-8186-7764-3 SP EP A1 - B-H. Lim, A1 - P. Heidelberger, A1 - P. Pattnaik, A1 - M. Snir, PY - 1997 KW - multiprocessing systems KW - message proxies KW - protected communication KW - symmetric multiprocessor clusters KW - custom hardware KW - IBM Model G30 SMPs KW - performance model KW - cache-miss latency KW - cache-update mechanism VL - 0 JA - High-Performance Computer Architecture, International Symposium on ER - | |||
This research addresses the problem of providing efficient, protected communication in an SMP cluster without incurring the overhead of system calls or the cost of custom hardware. It analyzes an approach that uses an idle SMP processor to run a message proxy, a communication process that provides protected access to the network. We implement message proxy based communication between a pair of IBM Model G30 SMPs and analyze the resulting overheads. We derive a performance model that shows that cache-miss latency within an SMP influences message proxy performance significantly. Simulations of a suite of ten parallel applications demonstrate that message proxies match the performance of custom hardware for three of the ten applications, and are between 10-30% slower for the other seven applications. A direct cache-update mechanism to reduce cache misses improves the performance of message proxies on communication-intensive programs by 7-25%. We conclude that message proxies provide a viable alternative to custom hardware for protected communication.
Index Terms:
multiprocessing systems, message proxies, protected communication, symmetric multiprocessor clusters, custom hardware, IBM Model G30 SMPs, performance model, cache-miss latency, cache-update mechanism
Citation:
B-H. Lim, P. Heidelberger, P. Pattnaik, M. Snir, "Message Proxies for Efficient, Protected Communication on SMP Clusters," hpca, pp.116, 3rd IEEE Symposium on High-Performance Computer Architecture (HPCA '97), 1997
Usage of this product signifies your acceptance of the Terms of Use.
