This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Sixth IEEE International High-Level Design Validation and Test Workshop (HLDVT'01)
Constraints Specification at Higher Levels of Abstraction
Monterey, California
December 07-December 09
ISBN: 0-7695-1411-1
Felice Balarin, Cadence Berkeley Laboratories
Jerry Burch, Cadence Berkeley Laboratories
Luciano Lavagno, Cadence Berkeley Laboratories
Yosinori Watanabe, Cadence Berkeley Laboratories
Roberto Passerone, University of California at Berkeley
Alberto Sangiovanni-Vincentelli, University of California at Berkeley
We are proposing a formalism to express performance constraints at a high level of abstraction. The formalism allows specifying design performance constraints even before all low level details necessary to evaluate them are known. It is based on a solid mathematical foundation, to remove any ambiguity in its interpretation, and yet it allows quite simple and natural specification of many typical constraints.Once the design details are known, the satisfaction of constraints can be checked either by simulation, or by formal techniques like theorem proving, and, in some cases, by automatic model checking.
Citation:
Felice Balarin, Jerry Burch, Luciano Lavagno, Yosinori Watanabe, Roberto Passerone, Alberto Sangiovanni-Vincentelli, "Constraints Specification at Higher Levels of Abstraction," hldvt, pp.129, Sixth IEEE International High-Level Design Validation and Test Workshop (HLDVT'01), 2001
Usage of this product signifies your acceptance of the Terms of Use.