The Community for Technology Leaders
RSS Icon
Subscribe
Big Island, HI, USA
Jan. 6, 2003 to Jan. 9, 2003
ISBN: 0-7695-1874-5
pp: 279b
Dominique Borrione , TIMA Laboratory
Menouer Boubekeur , TIMA Laboratory
Emil Dumitrescu , TIMA Laboratory
Marc Renaudin , TIMA Laboratory
Jean-Baptiste Rigaud , TIMA Laboratory
Antoine Sirianni , TIMA Laboratory
ABSTRACT
This paper discusses the integration of model-checking inside a design flow for Quasi-Delay Insensitive circuits. Both the formal validation of an asynchronous behavioral specification and the formal verification of the asynchronous synthesis result are considered. The method follows several steps: formal model extraction, model simplification, environment modeling, writing temporal properties and proof. The approach is illustrated on a small, yet characteristic, asynchronous selection circuit.
INDEX TERMS
null
CITATION
Dominique Borrione, Menouer Boubekeur, Emil Dumitrescu, Marc Renaudin, Jean-Baptiste Rigaud, Antoine Sirianni, "An Approach to the Introduction of Formal Validation in an Asynchronous Circuit Design Flow", HICSS, 2003, 36th Hawaii International Conference on Systems Sciences, 36th Hawaii International Conference on Systems Sciences 2003, pp. 279b, doi:10.1109/HICSS.2003.1174811
18 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool