This Article 
 Bibliographic References 
 Add to: 
36th Annual Hawaii International Conference on System Sciences (HICSS'03) - Track 9
Big Island, Hawaii
January 06-January 09
ISBN: 0-7695-1874-5
Masahiro Fujita, University of Tokyo
Satoshi Komatsu, University of Tokyo
Hiroshi Saito, University of Tokyo
Kenshu Seto, University of Tokyo
Thanyapat Sakunkonchak, University of Tokyo
Yoshihisa Kojima, University of Tokyo
In the age of highly integrated system LSIs, design methodologies for shorter time-to-market and higher re-programmability after the chip fabrications are now key re-search issues because of the difficulty of complete verifica-tion before tape-out of LSI designs. In this paper, we first introduce a IP-based VLSI architecture that consists of a main processor and an additional hardware (both custom hard macros and FPGA on a single chip) specialized to be in charge of the specific instructions. We further replace the controller circuits of the specialized hardware with compact micro-controllers and memories by using IP libraries (hard macros), which results in the increase of the debuggability and the flexibility of design even for computations realized by hard macros. We call the proposed architecture as Field Modifiable Architecture (FMA). Experimental results confirm that our architecture can achieve significant performance improvement in terms of execution cycles and that EC (Engineering Change) can be successfully accommodated "after" chip fabrications.
Masahiro Fujita, Satoshi Komatsu, Hiroshi Saito, Kenshu Seto, Thanyapat Sakunkonchak, Yoshihisa Kojima, "Field Modifiable Architecture with FPGAs and its Design/Verification/Debugging Methodologies," hicss, vol. 9, pp.279a, 36th Annual Hawaii International Conference on System Sciences (HICSS'03) - Track 9, 2003
Usage of this product signifies your acceptance of the Terms of Use.