This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
29th Hawaii International Conference on System Sciences (HICSS'96) Volume 1: Software Technology and Architecture
Maui, Hawaii
January 03-January 06
ISBN: 0-8186-7324-9
U. Wever, Seimens AG
Q. Zheng, Seimens AG
In this paper we discuss the application of domain decomposition methods to circuit simulation. This coarse grain parallelization guarantees low communication and thus achieves good speedup results on a workstation cluster. Especially with multi level Newton methods and iteration latency techniques, the communication can be reduced to a minimum. The application of these techniques make our parallel implementation very well suited for a workstation cluster with low communication performance.
Citation:
U. Wever, Q. Zheng, "Parallel Transient Analysis for Circuit Simulation," hicss, pp.442, 29th Hawaii International Conference on System Sciences (HICSS'96) Volume 1: Software Technology and Architecture, 1996
Usage of this product signifies your acceptance of the Terms of Use.