|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
3rd Annual Symposium on Switching Circuit Theory and Logical Design (SWCT 1962)
Synthesis of combinational logic using three-input majority gates
Chicago, Ill
October 07-October 12
| ASCII Text | x | ||
| Sheldon B. Akers, "Synthesis of combinational logic using three-input majority gates," Foundations of Computer Science, IEEE Annual Symposium on, pp. 149-158, 3rd Annual Symposium on Switching Circuit Theory and Logical Design (SWCT 1962), 1962. | |||
| BibTex | x | ||
| @article{ 10.1109/FOCS.1962.16, author = {Sheldon B. Akers}, title = {Synthesis of combinational logic using three-input majority gates}, journal ={Foundations of Computer Science, IEEE Annual Symposium on}, volume = {0}, year = {1962}, isbn = {}, pages = {149-158}, doi = {http://doi.ieeecomputersociety.org/10.1109/FOCS.1962.16}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - Foundations of Computer Science, IEEE Annual Symposium on TI - Synthesis of combinational logic using three-input majority gates SN - SP149 EP158 A1 - Sheldon B. Akers, PY - 1962 VL - 0 JA - Foundations of Computer Science, IEEE Annual Symposium on ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FOCS.1962.16
This paper examines the problem of synthesizing a switching function using only majority gates. It is assumed that the switching function is given in truth-table form where any "don't care" input combinations have simply been omitted from the table. First, a theorem is derived which indicates those complemented variables and constants which must be added as additional columns of the truth-table in order that the function be realizable with only majority gates. Likewise, the same theorem permits unnecessary input variables to be eliminated. Next, the table is "unitized" by complementing those rows where F is to be O. Finally, a reduction theorem often permits many of the rows of this "unitized" table to be eliminated. Various synthesis procedures are described based on this reduced table. Two "canonical" realizations are shown which follow immediately from the table. A more comprehensive procedure for three-input gates is then described. Extensions of the methods to majority gates with more than three inputs and to multiple-output functions are discussed briefly. Examples are included.
Citation:
Sheldon B. Akers, "Synthesis of combinational logic using three-input majority gates," focs, pp.149-158, 3rd Annual Symposium on Switching Circuit Theory and Logical Design (SWCT 1962), 1962
Usage of this product signifies your acceptance of the Terms of Use.
