This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines
Using the Power Side Channel of FPGAs for Communication
Charlotte, North Carolina, USA
May 02-May 04
ISBN: 978-0-7695-4056-6
In this paper, we present a novel technique for transmitting data over the power supply pins of an FPGA. Using this power side channel communication, a core inside the FPGA is able to send data to a receiver outside of the FPGA. Possible applications include monitoring, debugging, and watermarking. For the communication, we do not need any further resources, like IO pins or modifications of the board. We characterize the communication channel over the power pins and build a channel model. Furthermore, we present an encoding/decoding method which is independent of the board type and FPGA combination. With this approach, we achieve data rates up to 500 kbit/s. Finally, we provide a case study, which extends existing power watermarking techniques to the new encoding/decoding method and show experimental decoding results.
Index Terms:
FPGA, Power Communication, Power Watermarking, IP Protection, IP Core, Side Channel
Citation:
Daniel Ziener, Florian Baueregger, Jürgen Teich, "Using the Power Side Channel of FPGAs for Communication," fccm, pp.237-244, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2010
Usage of this product signifies your acceptance of the Terms of Use.