This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines
Performing Floating-Point Accumulation on a Modern FPGA in Single and Double Precision
Charlotte, North Carolina, USA
May 02-May 04
ISBN: 978-0-7695-4056-6
In this paper, we discuss the feasibility of a floating-point accumulator (FPACC) on modern high-end FPGA devices. We explore different implementation scenarios and propose new FPACC architectures for both single and double precision floating-point addends. The proposed strategies can be easily adapted to the implement a multiply-accumulator (FPMAC), with one or two rounding stages, in both single and double precision as well. All the aforementioned designs are characterized by high operating frequencies (ranging from 130 to 300 MHz) and moderate occupation area (from 300 to 800 slices) when implemented on the VC5VSX50T FPGA, an entry level Virtex 5 from Xilinx.
Index Terms:
floating point arithmetic, accumulator, MAC, FPGA
Citation:
Tarek Ould Bachir, Jean-Pierre David, "Performing Floating-Point Accumulation on a Modern FPGA in Single and Double Precision," fccm, pp.105-108, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2010
Usage of this product signifies your acceptance of the Terms of Use.