This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines
Pipelined Hardware Architecture for High-Speed Optical Flow Estimation Using FPGA
Charlotte, North Carolina, USA
May 02-May 04
ISBN: 978-0-7695-4056-6
Optical flow is a motion field estimation method that has a wide range of applications. In this paper, we present a fully pipelined hardware architecture for high-speed optical flow estimation based on a full-search block matching algorithm. A census transform is applied to the corresponding pixels in the current and previous frame. The similarity between two census vectors within the search area is then computed by measuring the hamming distance. Macro blocks are generated based on the measured hamming distance values and the best match is determined by locating the block that has the smallest sum. The synthesis tool reported that the proposed system is capable of processing 400 standard VGA frames per second.
Index Terms:
optical flow, hardware architecture, VHDL, FPGA
Citation:
Seunghun Jin, Dongkyun Kim, Dung Duc Nguyen, Jae Wook Jeon, "Pipelined Hardware Architecture for High-Speed Optical Flow Estimation Using FPGA," fccm, pp.33-36, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2010
Usage of this product signifies your acceptance of the Terms of Use.