|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05)
Parallel Hardware Implementation of Cellular Learning Automata Based Evolutionary Computing (CLA-EC) on FPGA
Los Alamitos
April 18-April 20
ISBN: 0-7695-2445-1
| ASCII Text | x | ||
| Arash Hariri, Reza Rastegar, Morteza Saheb Zamani, Mohammad R. Meybodi, "Parallel Hardware Implementation of Cellular Learning Automata Based Evolutionary Computing (CLA-EC) on FPGA," Field-Programmable Custom Computing Machines, Annual IEEE Symposium on, pp. 311-314, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05), 2005. | |||
| BibTex | x | ||
| @article{ 10.1109/FCCM.2005.51, author = {Arash Hariri and Reza Rastegar and Morteza Saheb Zamani and Mohammad R. Meybodi}, title = {Parallel Hardware Implementation of Cellular Learning Automata Based Evolutionary Computing (CLA-EC) on FPGA}, journal ={Field-Programmable Custom Computing Machines, Annual IEEE Symposium on}, volume = {0}, year = {2005}, isbn = {0-7695-2445-1}, pages = {311-314}, doi = {http://doi.ieeecomputersociety.org/10.1109/FCCM.2005.51}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on TI - Parallel Hardware Implementation of Cellular Learning Automata Based Evolutionary Computing (CLA-EC) on FPGA SN - 0-7695-2445-1 SP311 EP314 A1 - Arash Hariri, A1 - Reza Rastegar, A1 - Morteza Saheb Zamani, A1 - Mohammad R. Meybodi, PY - 2005 KW - null VL - 0 JA - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FCCM.2005.51
The CLA-EC is a model obtained by combining the concepts of cellular learning automata and evolutionary algorithms. The parallel structure of the CLA-EC makes it suitable for hardware-based applications including evolvable hardware. In this paper, based on the SIMD model, a parallel architecture is proposed and implemented on FPGA. Simulation results show that the proposed architecture can solve optimization problems thousands times faster than the sequential implementations.
Citation:
Arash Hariri, Reza Rastegar, Morteza Saheb Zamani, Mohammad R. Meybodi, "Parallel Hardware Implementation of Cellular Learning Automata Based Evolutionary Computing (CLA-EC) on FPGA," fccm, pp.311-314, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.
