Development System for FPGA-Based Digital Circuits

V. Sklyarov; A. Oliveira; A. Melo; J. Fonseca; R. Monteiro; A. Ferrari; N. Lau; P. Neves; I. Skliarova

doi:10.1109/FPGA.1999.803691

F
FCCM
1999
Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Abstract - Development System for FPGA-Based Digital Circuits

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/EndNote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by V. Sklyarov Articles by J. Fonseca Articles by R. Monteiro Articles by A. Oliveira Articles by A. Melo Articles by N. Lau Articles by I. Skliarova Articles by P. Neves Articles by A. Ferrari

Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines

Development System for FPGA-Based Digital Circuits

Napa California

April 21-April 23

ISBN: 0-7695-0375-6

	ASCII Text	x
	V. Sklyarov, J. Fonseca, R. Monteiro, A. Oliveira, A. Melo, N. Lau, I. Skliarova, P. Neves, A. Ferrari, "Development System for FPGA-Based Digital Circuits," Field-Programmable Custom Computing Machines, Annual IEEE Symposium on, pp. 266, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 1999.

	BibTex	x
	@article{ 10.1109/FPGA.1999.803691, author = {V. Sklyarov and J. Fonseca and R. Monteiro and A. Oliveira and A. Melo and N. Lau and I. Skliarova and P. Neves and A. Ferrari}, title = {Development System for FPGA-Based Digital Circuits}, journal ={Field-Programmable Custom Computing Machines, Annual IEEE Symposium on}, volume = {0}, year = {1999}, issn = {1082-3409}, pages = {266}, doi = {http://doi.ieeecomputersociety.org/10.1109/FPGA.1999.803691}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on TI - Development System for FPGA-Based Digital Circuits SN - 1082-3409 SP EP A1 - V. Sklyarov, A1 - J. Fonseca, A1 - R. Monteiro, A1 - A. Oliveira, A1 - A. Melo, A1 - N. Lau, A1 - I. Skliarova, A1 - P. Neves, A1 - A. Ferrari, PY - 1999 VL - 0 JA - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on ER -

V. Sklyarov, Aveiro University

J. Fonseca, Aveiro University

R. Monteiro, Aveiro University

A. Oliveira, Aveiro University

A. Melo, Aveiro University

N. Lau, Aveiro University

I. Skliarova, Aveiro University

P. Neves, Aveiro University

A. Ferrari, Aveiro University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FPGA.1999.803691

The poster presents a set of design methodologies that can be used for the design of virtual circuits based on dynamically reconfigurable FPGAs. With the aid of these tools we can implement a system that requires more resources then the resources available on the targeted hardware. The design environment that has been developed is able to provide synthesis, simulation, test, and debug of such circuits. This design environment has been used with a commercial coprocessor PCI-board, as well as with a specially designed stand-alone XC6216 based board that is suitable for embedded applications. The timing results show that the IDELS can easily handle rather complex circuit designs.

Citation:

V. Sklyarov, J. Fonseca, R. Monteiro, A. Oliveira, A. Melo, N. Lau, I. Skliarova, P. Neves, A. Ferrari, "Development System for FPGA-Based Digital Circuits," fccm, pp.266, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 1999

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.