|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Adam Postula, Song Chen, Lech Jozwiak, David Abramson, "Automated Synthesis of Interleaved Memory Systems for Custom Computing Machines," EUROMICRO Conference, vol. 1, pp. 10115, 24 th. EUROMICRO Conference Volume 1 (EUROMICRO'98), 1998. | |||
| BibTex | x | ||
| @article{ 10.1109/EURMIC.1998.711785, author = {Adam Postula and Song Chen and Lech Jozwiak and David Abramson}, title = {Automated Synthesis of Interleaved Memory Systems for Custom Computing Machines}, journal ={EUROMICRO Conference}, volume = {1}, year = {1998}, issn = {1089-6503}, pages = {10115}, doi = {http://doi.ieeecomputersociety.org/10.1109/EURMIC.1998.711785}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - EUROMICRO Conference TI - Automated Synthesis of Interleaved Memory Systems for Custom Computing Machines SN - 1089-6503 SP EP A1 - Adam Postula, A1 - Song Chen, A1 - Lech Jozwiak, A1 - David Abramson, PY - 1998 KW - null VL - 1 JA - EUROMICRO Conference ER - | |||
This paper deals with methods of automated memory synthesis for Custom Computing Machines (CCMs). We focus the presentation on the synthesis of interleaved memory systems, which provide the quickest access to data at the cost of more parallel hardware.
The synthesis of an interleaved memory system starts with the analysis of data access patterns in the algorithm, from which a number of possible storage schemes is derived. The storage scheme defines how the array elements can be distributed among different memory banks. The best storage scheme is then chosen according to a complex metric of cost and performance of the required memory system. This metric involves the schedule length of operations, the type and number of required memory chips, the cost and delay of address generation and the interconnection network.
Results of our experiments demonstrate that the developed methods are capable to automatically synthesise storage schemes and interleaved memory systems, which are the same or better than those previously conceived by an experienced hardware designer.