|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07)
A Cost-Effective Dependable Microcontroller Architecture with Instruction-Level Rollback for Soft Error Recovery
Edinburgh, UK
June 25-June 28
ISBN: 0-7695-2855-4
| ASCII Text | x | ||
| Teruaki Sakata, Teppei Hirotsu, Hiromichi Yamada, Takeshi Kataoka, "A Cost-Effective Dependable Microcontroller Architecture with Instruction-Level Rollback for Soft Error Recovery," IEEE/IFIP International Conference on Dependable Systems and Networks (DSN 2012), pp. 256-265, 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07), 2007. | |||
| BibTex | x | ||
| @article{ 10.1109/DSN.2007.5, author = {Teruaki Sakata and Teppei Hirotsu and Hiromichi Yamada and Takeshi Kataoka}, title = {A Cost-Effective Dependable Microcontroller Architecture with Instruction-Level Rollback for Soft Error Recovery}, journal ={IEEE/IFIP International Conference on Dependable Systems and Networks (DSN 2012)}, volume = {0}, year = {2007}, isbn = {0-7695-2855-4}, pages = {256-265}, doi = {http://doi.ieeecomputersociety.org/10.1109/DSN.2007.5}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - IEEE/IFIP International Conference on Dependable Systems and Networks (DSN 2012) TI - A Cost-Effective Dependable Microcontroller Architecture with Instruction-Level Rollback for Soft Error Recovery SN - 0-7695-2855-4 SP256 EP265 A1 - Teruaki Sakata, A1 - Teppei Hirotsu, A1 - Hiromichi Yamada, A1 - Takeshi Kataoka, PY - 2007 KW - null VL - 0 JA - IEEE/IFIP International Conference on Dependable Systems and Networks (DSN 2012) ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DSN.2007.5
A cost-effective, dependable microcontroller architecture has been developed. To detect soft errors, we developed an electronic design automation (EDA) tool that generates optimized soft error-detecting logic circuits for flip-flops. After a soft error is detected, the error detection signal goes to a developed rollback control module (RCM), which resets the CPU and restores the CPU?s register file from the backup register file using a rollback program routine. After the routine, the CPU restarts from the instruction executed before the soft error occurred. In addition, there is a developed error reset module (ERM) that can restore the RCM from soft errors. We also developed an error correction module (ECM) that corrects ECC errors in RAM after error detection with no delay overheads. Testing on a 32- bit RISC microcontroller and EEMBC benchmarks showed that the area overhead was under 59% and frequency overhead was under 9%. In a soft error injection simulation, the MTBF of random logic circuits, and the MTBF of RAM were 30 and 1.34 times longer, respectively, than those of the original microcontroller.
Citation:
Teruaki Sakata, Teppei Hirotsu, Hiromichi Yamada, Takeshi Kataoka, "A Cost-Effective Dependable Microcontroller Architecture with Instruction-Level Rollback for Soft Error Recovery," dsn, pp.256-265, 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07), 2007
Usage of this product signifies your acceptance of the Terms of Use.
