This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Euromicro Symposium on Digital System Design (DSD'04)
Techniques for Formal Verification of Digital Systems: A System Approach
Rennes, France
August 31-September 03
ISBN: 0-7695-2203-3
Hamid Shojaei, Islamic Azad University
Habib Ghayoumi, Islamic Azad University
In this paper we describe a methodology for the formal verification of a processor using the CTL property language. Processors are important in design and verification of digital systems because they have structures that represent most digital systems. Processors are programmable, have control parts, data parts and are rich in bus structure. Verification of CPU structures requires verification of data components, controllers, datapath and instruction level verification. This work uses a processor to discuss various features of formal verification. Because of generality of processors, we will be able to cover most aspects of property-based verification and properties used for this purpose.
Citation:
Hamid Shojaei, Habib Ghayoumi, "Techniques for Formal Verification of Digital Systems: A System Approach," dsd, pp.444-449, Euromicro Symposium on Digital System Design (DSD'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.