|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
Euromicro Symposium on Digital Systems Design (DSD'01)
Rotating Ultrasonic Signal Vectors with a Word-Parallel CORDIC Processor
Warsaw, Poland
September 04-September 06
ISBN: 0-7695-1239-9
| ASCII Text | x | ||
| Andrew P. Paplinski, Nandita Bhattacharjee, Charles Greif, "Rotating Ultrasonic Signal Vectors with a Word-Parallel CORDIC Processor," 2012 15th Euromicro Conference on Digital System Design, pp. 0254, Euromicro Symposium on Digital Systems Design (DSD'01), 2001. | |||
| BibTex | x | ||
| @article{ 10.1109/DSD.2001.952290, author = {Andrew P. Paplinski and Nandita Bhattacharjee and Charles Greif}, title = {Rotating Ultrasonic Signal Vectors with a Word-Parallel CORDIC Processor}, journal ={2012 15th Euromicro Conference on Digital System Design}, volume = {0}, year = {2001}, isbn = {0-7695-1239-9}, pages = {0254}, doi = {http://doi.ieeecomputersociety.org/10.1109/DSD.2001.952290}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - 2012 15th Euromicro Conference on Digital System Design TI - Rotating Ultrasonic Signal Vectors with a Word-Parallel CORDIC Processor SN - 0-7695-1239-9 SP EP A1 - Andrew P. Paplinski, A1 - Nandita Bhattacharjee, A1 - Charles Greif, PY - 2001 VL - 0 JA - 2012 15th Euromicro Conference on Digital System Design ER - | |||
Abstract: The CORDIC algorithm is an iterative method for the efficient computation of vector rotations and several other trigonometric and hyperbolic functions. We have developed a fast, redundant, constant-scale factor, word-parallel implementation of a CORDIC algorithm to rotate ultrasonic signal vectors. The implementation is an improvement of a similar 1996 algorithm known as the differential CORDIC. The CORDIC processor is a part of an ultrasonic imaging system under development and has been implemented using logic synthesis of VHDL descriptions on a Xilinx Virtex 800 FPGA. The algorithm has been simulated with MATLAB. The results of simulation and testing of the CORDIC rotator using a novel VHDL testbench have been presented. The error resulting from truncations is well within the expected limit.
Citation:
Andrew P. Paplinski, Nandita Bhattacharjee, Charles Greif, "Rotating Ultrasonic Signal Vectors with a Word-Parallel CORDIC Processor," dsd, pp.0254, Euromicro Symposium on Digital Systems Design (DSD'01), 2001
Usage of this product signifies your acceptance of the Terms of Use.
