|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Mahdi Fazeli, Reza Farivar, Seyed Ghassem Miremadi, "A Software-Based Concurrent Error Detection Technique for PowerPC Processor-based Embedded Systems," 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 266-274, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), 2005. | |||
| BibTex | x | ||
| @article{ 10.1109/DFTVS.2005.14, author = {Mahdi Fazeli and Reza Farivar and Seyed Ghassem Miremadi}, title = {A Software-Based Concurrent Error Detection Technique for PowerPC Processor-based Embedded Systems}, journal ={2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)}, volume = {0}, year = {2005}, isbn = {0-7695-2464-8}, pages = {266-274}, doi = {http://doi.ieeecomputersociety.org/10.1109/DFTVS.2005.14}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) TI - A Software-Based Concurrent Error Detection Technique for PowerPC Processor-based Embedded Systems SN - 0-7695-2464-8 SP266 EP274 A1 - Mahdi Fazeli, A1 - Reza Farivar, A1 - Seyed Ghassem Miremadi, PY - 2005 KW - null VL - 0 JA - 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) ER - | |||
This paper presents a behavior-based error detection technique called Control Flow Checking using Branch Trace Exceptions for PowerPC processors family (CFCBTE). This technique is based on the branch trace exception feature available in the PowerPC processors family for debugging purposes. This technique traces the target addresses of program branches at run-time and compares them with reference target addresses to detect possible violations caused by transient faults. The reference target addresses are derived by a preprocessor from the source program. The proposed technique is experimentally evaluated on a 32-bit PowerPC microcontroller using software implemented fault injection (SWIFI). The results show that this technique detects about 91% of the injected control flow errors. The memory overhead is 39.16% on average, and the performance overhead varies between 110% and 304% depending on the workload used. This technique does not modify the program source code.