This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'01)
Evaluation of Clock Distribution Networks' Most Likely Faults and Produced Effects
San Francisco, California
October 24-October 26
ISBN: 0-7695-1203-8
C. Metra, University of Bologna
S. Di Francescantonio, University of Bologna
B. Ricco', University of Bologna
T.M. Mak, Intel Corporation
Starting from the analysis of real process data and considering, as a reference, an Intel microprocessor, we evaluate the fault models that better describe the manufacturing defects that are most likely to affect signals of the clock distribution network. The probability of these faults has been estimated by means of Inductive Fault Analysis (IFA) and has been found to be, for the majority of cases, comparable if not one order of magnitude higher than that of other most likely microprocessor faults. The effects of the most likely clocks' faults has then been analyzed by means of electrical level simulations. Differently from what generally implicitly assumed, we have found that only a small percentage of these faults results in a catastrophic failure of the microprocessor, thus being possibly easily detectable during manufacturing test, while the majority results in a local failure, which can not be detected during manufacturing test, although compromising the microprocessor correct operation and causing an unacceptable decrease of its reliability.
Index Terms:
Clock distribution network, clock faults, testing, microprocessor
Citation:
C. Metra, S. Di Francescantonio, B. Ricco', T.M. Mak, "Evaluation of Clock Distribution Networks' Most Likely Faults and Produced Effects," dft, pp.0357, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'01), 2001
Usage of this product signifies your acceptance of the Terms of Use.