The Community for Technology Leaders
RSS Icon
Subscribe
Christchurch, New Zealand
Jan. 29, 2002 to Jan. 31, 2002
ISBN: 0-7695-1453-7
pp: 504
C. N. Basheer , University of South Australia
S. M. Aziz , University of South Australia
ABSTRACT
This paper presents a synthesisable VHDL model for a generalised multiplier capable of performing multiplication of both sign-magnitude and two's complement operands. The multiplier is testable with a constant number of test vectors irrespective of operand word-lengths thereby reducing automatic test generation, simulation and testing times. The model has been used successfully for generating multiplier macros of various operand lengths in different target technologies. A test generation program has been developed for automatic generation of vectors of variable lengths.
INDEX TERMS
C-Testable, Generic, Modified Booth, Multiplier, VHDL, Synthesis
CITATION
C. N. Basheer, S. M. Aziz, "A Synthesisable VHDL Model for an Easily Testable Generalised Multiplier", DELTA, 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002 2002, pp. 504, doi:10.1109/DELTA.2002.994685
20 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool