The Community for Technology Leaders
RSS Icon
Subscribe
Christchurch, New Zealand
Jan. 29, 2002 to Jan. 31, 2002
ISBN: 0-7695-1453-7
pp: 431
Yoshinobu Higami , Ehime University
Shin-ya Kobayashi , Ehime University
Yuzo Takamatsu , Ehime University
ABSTRACT
This paper presents a method to modify test vectors for reducing power dissipation in CMOS sequential circuits. Test vectors are modified by inverting values of primary inputs one by one. With respect to the reduction of power dissipation, we check if the average number of signal transition gates is decreased and if the maximum number of signal transition gates is not increased. Original fault coverage is guaranteed by logic simulation and fault simulation. The effectiveness of the proposed method is shown by experimental results for ISCAS'89 benchmark circuits.
INDEX TERMS
CMOS circuit, Power dissipation, Test generation, Fault simulation
CITATION
Yoshinobu Higami, Shin-ya Kobayashi, Yuzo Takamatsu, "Modifying Test Vectors for Reducing Power Dissipation in CMOS Circuits", DELTA, 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002 2002, pp. 431, doi:10.1109/DELTA.2002.994665
38 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool