This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02)
Reducing Test Power During Test Using Programmable Scan Chain Disable
Christchurch, New Zealand
January 29-January 31
ISBN: 0-7695-1453-7
Ranganathan Sankaralingam, University of Texas at Austin
Nur A. Touba, University of Texas at Austin
A novel method for reducing average power during scan testing is presented.The flip-flops of a f ll-scan module are assigned to scan chains and the vectors are reordered in such a way that some of the scan chains can have their clock disabled for portions of the test set. Disabling the clock prevents flip-flops from taking part in scan shifting,and hence red ces switching activity in the circuit.Moreover,disabling the clock also reduces power dissipation in the clock tree,which can be a major source of power consumption.The hardware modification that is required to implement this approach is to add the capability for the tester to gate the clock for any subset of the scan chains in the core.
Citation:
Ranganathan Sankaralingam, Nur A. Touba, "Reducing Test Power During Test Using Programmable Scan Chain Disable," delta, pp.159, The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02), 2002
Usage of this product signifies your acceptance of the Terms of Use.