This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02)
Signal Margin Analysis for Memory Sense Amplifiers
Christchurch, New Zealand
January 29-January 31
ISBN: 0-7695-1453-7
Joerg Vollrath, Infineon Technologies
The sense amplifier design and the bit line architecture determine the signal limit for a dynamic memory cell readout. Increasing memory sizes, smaller feature sizes and lower operating voltages make it more important to understand the cell signal sensing operation, the signal of memory cells and the limiting factors. This paper presents a measurement method to evaluate the signal created by the memory cell and the sense amplifier uniformity at product level. Measurements of the sense amplifier offset distribution and sense amplifier signals for "0"s and '1's for all memory cells will be presented. Spatial analysis gives further insight into the sensing limitations. The results for a 64Mbit 0.19um memory device will be shown, which highlighted a sense amplifier imbalance. The results can be implemented as circuit models for electrical simulations.
Index Terms:
Test, DRAM, Signal margin, Diagnosis, Memory
Citation:
Joerg Vollrath, "Signal Margin Analysis for Memory Sense Amplifiers," delta, pp.123, The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02), 2002
Usage of this product signifies your acceptance of the Terms of Use.