This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02)
Research on VHDL RTL Synthesis System
Christchurch, New Zealand
January 29-January 31
ISBN: 0-7695-1453-7
Haifeng Zhou, Shanghai Jiao Tong University
Zhenghui Lin, Shanghai Jiao Tong University
Wei Cao, Shanghai Jiao Tong University
In this paper, we present a prototype of VHDL RTL synthesis system- VHB. This prototype can be divided into three parts. The first part is a VHDL synthesis subset parser, the second part is an optimizer at language level, and the third part is an inferencer responsible for getting the netlist. The parser checks whether the input VHDL descriptions are in accordance with the grammar of synthesis subset, and generates the parsing tree of input descriptions. The parsing tree generated by the parser is provided to the second part of the prototype to perform language level optimization, which includes redundant and ambiguous elimination in assignment statements; expression optimization; common sub-expression extraction; operator reordering; resource sharing and loop unrolling. The task of the third part is very simple, which generates the netlist.
Index Terms:
VHDL RTL synthesis, formal semantics, parser, ambiguous grammar, language level optimization, inference
Citation:
Haifeng Zhou, Zhenghui Lin, Wei Cao, "Research on VHDL RTL Synthesis System," delta, pp.99, The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02), 2002
Usage of this product signifies your acceptance of the Terms of Use.