This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02)
Fault Simulation Method for Crosstalk Faults in Clock-Delayed Domino CMOS Circuits
Christchurch, New Zealand
January 29-January 31
ISBN: 0-7695-1453-7
Kazuya Shimizu, Osaka University
Masaya Takamura, Osaka University
Takanori Shirai, Osaka University
Noriyoshi Itazaki, Osaka University
Kozo Kinoshita, Osaka University
In recent years, domino logic circuits have received much attention as high-speed circuits by taking place of static CMOS circuits. However, in case of standard domino logic, only non-inverting gates are allowed. Then, clock-delayed (CD) domino logic that provides any logic function is proposed in order to overcome such domino's drawback. In addition, domino circuits are more sensitive to circuit noises compared with static CMOS circuits. In particular, crosstalk can induce critical problems. Therefore, we focus our attention on faulty operations induced by crosstalk in CD domino circuits and propose a new fault simulation method. We realize CD domino logic in VHDL and simulate on a VHDL simulator. We performed experiments for the combinational part of some benchmark circuits of ISCAS'89. And fault coverage for random vectors was obtained from s27 to s1494 under the limitation of simulation time.
Index Terms:
crosstalk fault, Clock-delayed domino circuit, Fault simulation
Citation:
Kazuya Shimizu, Masaya Takamura, Takanori Shirai, Noriyoshi Itazaki, Kozo Kinoshita, "Fault Simulation Method for Crosstalk Faults in Clock-Delayed Domino CMOS Circuits," delta, pp.92, The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02), 2002
Usage of this product signifies your acceptance of the Terms of Use.