This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02)
An Applications-Based Approach to Measuring DSP Efficiency
Christchurch, New Zealand
January 29-January 31
ISBN: 0-7695-1453-7
J. Geoffrey Chase, University of Canterbury
Christopher Pretty, University of Canterbury
Alex Bedarida, Infineon Technologies Corp.
Philippe Bettler, Infineon Technologies Corp.
The current trend in DSP architecture is to widen the data path and augment computational power, often at the expense of issues that significantly impact the ability to utilize its computation. With today's highly parallel architectures and complex application spaces DSP selection has become overly complicated and the addition of special instructions that support intensive algorithms, while maximizing parallelism, has further complicated the issue. Typically, a system designer may rely on simple cycle counts, discounting the impact of architecture, efficiency and power consumption. The simple cycle efficiency metric presented clearly illustrates that the ability to utilize the theoretically available computation is a significant measure of DSP performance for a given application. This metric is presented as an application-oriented design tool and is employed to compare the dual-execution unit, dynamically reconfigurable Carmel DSP with similar architectures.
Index Terms:
Signal Processing, DSP Architecture, Application Analysis, Reconfigurable DSP
Citation:
J. Geoffrey Chase, Christopher Pretty, Alex Bedarida, Philippe Bettler, "An Applications-Based Approach to Measuring DSP Efficiency," delta, pp.59, The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02), 2002
Usage of this product signifies your acceptance of the Terms of Use.