This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems
Test pattern generation for the combinational representation of asynchronous circuits
Vienna, Austria
April 14-April 16
ISBN: 978-1-4244-6612-2
Roland Dobai, Institute of Informatics, Slovak Academy of Sciences, 845 07 Bratislava 45, Slovakia
Elena Gramatova, Institute of Informatics, Slovak Academy of Sciences, 845 07 Bratislava 45, Slovakia
In this paper we propose a new deterministic automatic test pattern generator (ATPG) for the stuck-at faults of the combinational representation (CR) of asynchronous sequential digital circuits (ASDCs). The modified FAN algorithm is applied to this CR to generate the test patterns. The FAN was extended to handle the complex gates and to be able to work with the CR of ASDCs. The ATPG was tested over a set of benchmark circuits. The test patterns from the presented ATPG will be used in the future to generate the sequence of test patterns for the ASDCs.
Citation:
Roland Dobai, Elena Gramatova, "Test pattern generation for the combinational representation of asynchronous circuits," ddecs, pp.323-328, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2010
Usage of this product signifies your acceptance of the Terms of Use.