The Community for Technology Leaders
RSS Icon
Subscribe
Proceedings. Design, Automation and Test in Europe (2005)
Munich, Germany
March 7, 2005 to March 11, 2005
ISBN: 0-7695-2288-2
TABLE OF CONTENTS
6A: High-Level Verification
Vasco M. Manquinho , IST/INESC-ID, Technical University of Lisbon, Portugal
Jo? Marques-Silva , IST/INESC-ID, Technical University of Lisbon, Portugal
pp. 660-665
M. K. Iyer , University of California - Santa Barbara
G. Parthasarathy , University of California - Santa Barbara
K.-T. Cheng , University of California - Santa Barbara
pp. 666-671
ShengYu Shen , National University of Defence Technology
Ying Qin , National University of Defence Technology
SiKun Li , National University of Defence Technology
pp. 672-677
Prabhat Mishra , University of Florida, Gainesville, FL
Nikil Dutt , University of California, Irvine, CA
pp. 678-683
Interactive Presentations
Hossein M. Sheini , University of Michigan, Ann Arbor
Karem A. Sakallah , University of Michigan, Ann Arbor
pp. 684-685
Jacob Katz , Intel Corporation, Haifa
Ziyad Hanna , Intel Corporation, Haifa
Nachum Dershowitz , Tel Aviv University, Israel
pp. 686-687
Gianpiero Cabodi , Politecnico di Torino, Italy
Marco Crivellari , Politecnico di Torino, Italy
Sergio Nocco , Politecnico di Torino, Italy
Stefano Quer , Politecnico di Torino, Italy
pp. 688-689
6B: System Modelling with UML
Tim Schattkowsky , University of Paderborn/C-LAB, Germany
Wolfgang Mueller , University of Paderborn/C-LAB, Germany
Achim Rettberg , University of Paderborn/C-LAB, Germany
pp. 692-697
Alexandre Chureau , ?cole Polytechnique de Montr?al
Yvon Savaria , ?cole Polytechnique de Montr?al
El Mostapha Aboulhamid , Universit? de Montr?al
pp. 698-703
E. Riccobene , Universit? di Catania (Italy)
P. Scandurra , Universit? di Catania (Italy)
A. Rosti , STMicroelectronics AST (Italy)
S. Bocchio , STMicroelectronics AST (Italy)
pp. 704-709
Petri Kukkala , Tampere University of Technology, Finland
Jouni Riihim?ki , Tampere University of Technology, Finland
Marko H?nnik?inen , Tampere University of Technology, Finland
Timo D. H?m?l?inen , Tampere University of Technology, Finland
Klaus Kronl? , Nokia Research Center, Finland
pp. 710-715
Interactive Presentations
Yves Vanderperren , Katholieke Universiteit Leuven, Belgium
Wim Dehaene , Katholieke Universiteit Leuven, Belgium
pp. 716-717
Waseem Ahmed , Curtin University of Technology, Sarawak Campus, Malaysia
Doug Myers , Curtin University of Technology, Bentley Campus, Western Australia
pp. 718-719
6C: Hot Topic - Challenges in Embedded Memory Design and Test
Erik Jan Marinissen , Philips Research Labs, The Netherlands
Betty Prince , Memory Strategies International, Leander, TX, USA
Doris Keitel-Schulz , Infineon Technologies, Munich, Germany
Yervant Zorian , Virage Logic, Fremont, CA, USA
pp. 722-727
6E: Parallel and Multithreaded Processor Architectures
Anup Gangwar , Indian Institute of Technology Delhi, India
M. Balakrishnan , Indian Institute of Technology Delhi, India
Preeti R. Panda , Indian Institute of Technology Delhi, India
Anshul Kumar , Indian Institute of Technology Delhi, India
pp. 730-735
Poletti Francesco , University of Bologna, DEIS, Italy
Poggiali Antonio , University of Bologna, DEIS, Italy
Paul Marchal , IMEC vzw, Belgium
pp. 736-741
Andr? C. N?cul , University of California, Irvine
Tony Givargis , University of California, Irvine
pp. 742-747
Interactive Presentation
Domenico Barretta , Politecnico di Milano
William Fornaciari , Politecnico di Milano
Mariagiovanna Sami , Politecnico di Milano
Daniele Bagni , STMicroelectronics
pp. 748-749
6F: Very Deep Submicron Simulation
Zhao Li , University of Washington, Seattle, WA
C.-J. Richard Shi , University of Washington, Seattle, WA
pp. 752-757
Bharat Sukhwani , University of Arizona, Tucson
Uday Padmanabhan , University of Arizona, Tucson
Janet M. Wang , University of Arizona, Tucson
pp. 758-763
Kunhyuk Kang , Purdue University, West Lafayette, IN
Bipul C. Paul , Purdue University, West Lafayette, IN
Kaushik Roy , Purdue University, West Lafayette, IN
pp. 764-769
Interactive Presentation
Shahin Nazarian , University of Southern California, Los Angeles
Massoud Pedram , University of Southern California, Los Angeles
Emre Tuncer , Magma Design Automation, Santa Clara, CA
Tao Lin , Magma Design Automation, Santa Clara, CA
Amir H. Ajami , Magma Design Automation, Santa Clara, CA
pp. 776-777
6G: SoC Prototyping and Simulation
Shankar Mahadevan , Technical University of Denmark (DTU)
Federico Angiolini , University of Bologna, Italy
Michael Storgaard , Technical University of Denmark (DTU)
Rasmus Gr?ndahl Olsen , Technical University of Denmark (DTU)
Jens Spars? , Technical University of Denmark (DTU)
Jan Madsen , Technical University of Denmark (DTU)
pp. 780-785
Mehrdad Reshadi , University of California Irvine, CA
Nikil Dutt , University of California Irvine, CA
pp. 786-791
J?rgen Schnerr , FZI Forschungszentrum Informatik, Germany
Oliver Bringmann , FZI Forschungszentrum Informatik, Germany
Wolfgang Rosenstiel , FZI Forschungszentrum Informatik, Germany; Universit?t T?bingen, Germany
pp. 792-797
Franco Fummi , Universit? di Verona, Italy
Mirko Loghi , Universit? di Verona, Italy
Stefano Martini , Universit? di Verona, Italy
Marco Monguzzi , SITEK S.p.A., Italy
Giovanni Perbellini , Universit? di Verona, Italy
Massimo Poncino , Politecnico di Torino, Italy
pp. 798-803
Interactive Presentation
O. Villa , UCLA
M. Monchiero , Politecnico di Milano, Italy
G. Palermo , Politecnico di Milano, Italy
pp. 804-805
7A: Memory Optimisation and Clocking for SoC
Ilya Issenin , University of California, Irvine
Nikil Dutt , University of California, Irvine
pp. 808-813
Ozcan Ozturk , The Pennsylvania State University, University Park
Mahmut Kandemir , The Pennsylvania State University, University Park
pp. 814-819
Vinil Varghese , Colorado State University, Fort Collins
Tom Chen , Colorado State University, Fort Collins
Peter M. Young , Colorado State University, Fort Collins
pp. 820-825
Interactive Presentations
Sankalp S. Kallakuri , Stony Brook University, NY
Alex Doboli , Stony Brook University, NY
Eugene A. Feinberg , Stony Brook University, NY
pp. 826-827
Pu Hanlai , Southeast University, Nanjing, China
Ling Ming , Southeast University, Nanjing, China
Jin Jing , Southeast University, Nanjing, China
pp. 828-829
7B: Embedded Tutorial - UML for System-on-Chip Design: Current Applications and Future Perspectives
Tim Schattkowsky , University of Paderborn/C-LAB, Germany
pp. 832-833
Stephen J. Mellor , Accelerated Technologies, Tucson AZ, USA
John R. Wolfe , Accelerated Technologies, Tucson AZ, USA
Campbell McCausland , Accelerated Technologies, Tucson AZ, USA
pp. 834-835
Qiang Zhu , Fujitsu Laboratories LTD., Japan
Ryosuke Oishi , Fujitsu Laboratories LTD., Japan
Takashi Hasegawa , Fujitsu Limited, Japan
Tsuneo Nakata , Fujitsu Laboratories LTD., Japan
pp. 836-837
7C: Test Power Reduction and Diagnosis
Paul Rosinger , University of Southampton, UK
Bashir Al-Hashimi , University of Southampton, UK
Krishnendu Chakrabarty , Duke University, Durham, NC
pp. 840-845
Shervin Sharifi , University of Tehran, Iran
Javid Jaffari , University of Tehran, Iran
Mohammad Hosseinabady , University of Tehran, Iran
Ali Afzali-Kusha , University of Tehran, Iran
Zainalabedin Navabi , University of Tehran, Iran
pp. 846-851
Baosheng Wang , University of British Columbia, Vancouver, Canada
Yuejian Wu , Nortel Networks, Ontario, Canada
Andr? Ivanov , University of British Columbia, Vancouver, Canada
pp. 852-857
Interactive Presentations
Gh. Bodean , Technical University of Moldova
D. Bodean , Technical University of Moldova
A. Labunetz , Technical University of Moldova
pp. 858-859
B. Cheon , Samsung Electronics, Co.
E. Lee , Samsung Electronics, Co.
L.-T. Wang , SynTest Technologies, Inc.
X. Wen , Kyushu Institute of Technology
P. Hsu , SynTest Technologies, Inc., Taiwan
J. Cho , SynTest Korea, Ltd.
J. Park , SynTest Korea, Ltd.
H. Chao , SynTest Technologies, Inc., Taiwan
S. Wu , SynTest Technologies, Inc.
pp. 860-861
7E: Scheduling and Memory Optimisation for Multiprocessor Embedded Systems
Viacheslav Izosimov , Link?ping University, Sweden
Paul Pop , Link?ping University, Sweden
Petru Eles , Link?ping University, Sweden
Zebo Peng , Link?ping University, Sweden
pp. 864-869
Mahmut Kandemir , The Pennsylvania State University
Guilin Chen , The Pennsylvania State University
pp. 870-875
Torsten Kempf , Aachen University of Technology, Germany
Malte Doerper , Aachen University of Technology, Germany
R. Leupers , Aachen University of Technology, Germany
G. Ascheid , Aachen University of Technology, Germany
H. Meyr , Aachen University of Technology, Germany
Tim Kogel , CoWare, Inc., Leuven, Belgium
Bart Vanthournout , CoWare, Inc., Leuven, Belgium
pp. 876-881
O. Ozturk , The Pennsylvania State University
H. Saputra , The Pennsylvania State University
M. Kandemir , The Pennsylvania State University
I. Kolcu , UMIST, UK
pp. 882-887
Ryan Mannion , University of California, Riverside
Harry Hsieh , University of California, Riverside
Susan Cotterell , University of California, Riverside
Frank Vahid , University of California, Riverside; UC Irvine
pp. 888-893
Interactive Presentations
Thilo Streichert , University of Erlangen-Nuremberg, Germany
Christian Haubelt , University of Erlangen-Nuremberg, Germany
J? Teich , University of Erlangen-Nuremberg, Germany
pp. 894-895
Pierre Bomel , LESTER, Universit? de Bretagne Sud, Lorient, France
Eric Martin , LESTER, Universit? de Bretagne Sud, Lorient, France
Emmanuel Boutillon , LESTER, Universit? de Bretagne Sud, Lorient, France
pp. 896-897
W-L. Hung , The Pennsylvania State University, University Park
Y. Xie , The Pennsylvania State University, University Park
N. Vijaykrishnan , The Pennsylvania State University, University Park
M. Kandemir , The Pennsylvania State University, University Park
M. J. Irwin , The Pennsylvania State University, University Park
pp. 898-899
7F: Layout Issues
Kristofer Vorwerk , University of Waterloo, Canada
Andrew Kennings , University of Waterloo, Canada
pp. 902-907
C. Chiang , Synopsys
A. Kahng , University of California, San Diego
S. Sinha , Synopsys
X. Xu , University of California, San Diego
A. Zelikovsky , Georgia State University
pp. 908-913
Hua Wang , IMEC, Leuven, Belgium
Miguel Miranda , IMEC, Leuven, Belgium
Wim Dehaene , Dept. ESAT-MICAS, KUL, Leuven, Belgium
Francky Catthoor , IMEC, Leuven, Belgium
Karen Maex , IMEC, Leuven, Belgium
pp. 914-919
Interactive Presentations
Christophe Alexandre , University Paris VI, LIP6/ASIM laboratory
Hugo Cl?ment , University Paris VI, LIP6/ASIM laboratory
Jean-Paul Chaput , University Paris VI, LIP6/ASIM laboratory
Marek Sroka , University Paris VI, LIP6/ASIM laboratory
Christian Masson , University Paris VI, LIP6/ASIM laboratory; Bull SA
R?my Escassut , Silvaco
pp. 920-921
7G: Quantifying Architecture Trade-Off
Animesh Datta , Purdue University, West Lafayette, IN
Swarup Bhunia , Purdue University, West Lafayette, IN
Saibal Mukhopadhyay , Purdue University, West Lafayette, IN
Nilanjan Banerjee , Purdue University, West Lafayette, IN
Kaushik Roy , Purdue University, West Lafayette, IN
pp. 926-931
A. M. Molnos , Delft University of Technology, The Netherlands; Philips Research Laboratories, The Netherlands
M. J. M. Heijligers , Philips Research Laboratories, The Netherlands
S. D. Cotofana , Delft University of Technology, The Netherlands; Philips Research Laboratories, The Netherlands
J. T. J. van Eijndhoven , Philips Research Laboratories, The Netherlands
pp. 932-937
Judita Kruse , Technical University of Braunschweig, Germany
Clive Thomsen , Technical University of Braunschweig, Germany
Rolf Ernst , Technical University of Braunschweig, Germany
Thomas Volling , Technical University of Braunschweig, Germany
Thomas Spengler , Technical University of Braunschweig, Germany
pp. 938-943
Interactive Presentations
Mario R. Casu , Politecnico di Torino, Italy
Luca Macchiarulo , University of Hawaii, HI
pp. 944-945
8A: Panel Session - Is There a Market for SystemC Tools?
8B: Interconnect Solutions: Timing, Noise, and Process Variations
Peng Li , Texas A&M University, USA
Frank Liu , IBM Austin Research Laboratories, USA
Xin Li , Carnegie Mellon University, USA
Lawrence T. Pileggi , Carnegie Mellon University, USA
Sani R. Nassif , IBM Austin Research Laboratories, USA
pp. 958-963
Praveen Ghanta , University of Arizona, Tucson
Sarma Vrudhula , University of Arizona, Tucson
Rajendran Panda , FreeScale Semiconductor Inc., Austin
Janet Wang , University of Arizona, Tucson
pp. 964-969
Jinjun Xiong , University of California at Los Angeles
Kingho Tam , University of California at Los Angeles
Lei He , University of California at Los Angeles
pp. 970-975
Baohua Wang , University of Michigan, Ann Arbor
Pinaki Mazumder , University of Michigan, Ann Arbor
pp. 976-981
Interactive Presentations
Cristiano Forzan , STMicroelectronics, Central R&D, Italy
Davide Pandini , STMicroelectronics, Central R&D, Italy
pp. 982-983
Ajith Chandy , Colorado State University, USA
Tom Chen , Colorado State University, USA
pp. 984-985
Paul Zuber , Lehrstuhl f?r Integrierte Systeme, TU M?nchen
Armin Windschieg , IBM Deutschland Entwicklung, B?blingen
Ra?l Medina Belt?n de Ot?lora , Lehrstuhl f?r Integrierte Systeme, TU M?nchen
Walter Stechele , Lehrstuhl f?r Integrierte Systeme, TU M?nchen
Andreas Herkersdorf , Lehrstuhl f?r Integrierte Systeme, TU M?nchen
pp. 986-987
8C: Advances in Pattern Generation for Fault Detection and Diagnosis
M. M. Vaseekar Kumar , Southern Illinois University, Carbondale, IL
S. Tragoudas , Southern Illinois University, Carbondale, IL
S. Chakravarty , Intel Corporation, Santa Clara, CA
R. Jayabharathi , Intel Corporation, Sacramento, CA
pp. 990-995
Yu-Shen Yang , University of Toronto, ON
Andreas Veneris , University of Toronto, ON
Paul Thadikaran , Intel Corporation, Hillsboro, OR
Srikanth Venkataraman , Intel Corporation, Hillsboro, OR
pp. 996-1001
Irith Pomeranz , Purdue University, W. Lafayette, IN
Sudhakar M. Reddy , University of Iowa, Iowa City, IA
pp. 1008-1013
Raja K. K. R. Sandireddy , Auburn University, AL
Vishwani D. Agrawal , Auburn University, AL
pp. 1014-1019
Interactive Presentations
Zaid Al-Ars , CatRam Solutions, The Netherlands; Delft University of Technology, The Netherlands; Infineon Technologies AG, Germany
Said Hamdioui , Delft University of Technology, The Netherlands
Georg Mueller , Infineon Technologies AG, Germany
Ad J. van de Goor , Delft University of Technology, The Netherlands
pp. 1020-1021
M. Scholiv? , LCIS-ESISAR, France
V. Beroulle , LCIS-ESISAR, France
C. Robach , LCIS-ESISAR, France
M. L. Flottes , LIRMM, Universit? de Montpellier, France
B. Rouzeyre , LIRMM, Universit? de Montpellier, France
pp. 1022-1023
8E: Embedded Software Technology
Mahmut Kandemir , The Pennsylvania State University, University Park, PA
Feihui Li , The Pennsylvania State University, University Park, PA
Guilin Chen , The Pennsylvania State University, University Park, PA
Guangyu Chen , The Pennsylvania State University, University Park, PA
Ozcan Ozturk , The Pennsylvania State University, University Park, PA
pp. 1026-1031
Ozcan Ozturk , The Pennsylvania State University, University Park, PA
Mahmut Kandemir , The Pennsylvania State University, University Park, PA
Mary Jane Irwin , The Pennsylvania State University, University Park, PA
pp. 1032-1037
Jacques Combaz , Verimag, France; STMicroelectronics, France
Jean-Claude Fernandez , Verimag, France
Thierry Lepley , STMicroelectronics, France
Joseph Sifakis , Verimag, France
pp. 1038-1043
M. Baleani , PARADES E.E.I.G., Italy
A. Ferrari , PARADES E.E.I.G., Italy
L. Mangeruca , PARADES E.E.I.G., Italy
A. L. Sangiovanni-Vincentelli , PARADES E.E.I.G., Italy; University of California at Berkeley
U. Freund , ETAS GmbH, Germany
E. Schlenker , ETAS GmbH, Germany
H.-J. Wolff , PARADES E.E.I.G., Italy
pp. 1044-1049
Elaine Cheong , University of California, Berkeley
Jie Liu , Microsoft Research, Redmond, WA
pp. 1050-1055
Interactive Presentations
Jie S. Hu , New Jersey Institute of Technology
Feihui Li , The Pennsylvania State University
Vijay Degalahal , The Pennsylvania State University
Mahmut Kandemir , The Pennsylvania State University
N. Vijaykrishnan , The Pennsylvania State University
Mary J. Irwin , The Pennsylvania State University
pp. 1056-1057
Tadashi Takeuchi , Hitachi Systems Development Laboratory, Japan
pp. 1058-1059
Nikolaos Kavvadias , Aristotle University of Thessaloniki, Greece
Spiridon Nikolaidis , Aristotle University of Thessaloniki, Greece
pp. 1060-1061
8F: Advanced Analogue Performance Modelling
Tom Eeckelaert , Katholieke Universiteit Leuven
Trent McConaghy , Katholieke Universiteit Leuven
Georges Gielen , Katholieke Universiteit Leuven
pp. 1070-1075
Gerd Vandersteen , IMEC vzw., Belgium
Ludwig De Locht , IMEC vzw., Belgium
Snezana Jenei , IMEC vzw., Belgium
Yves Rolain , Vrije Universiteit Brussel, Belgium
Rik Pintelon , Vrije Universiteit Brussel, Belgium
pp. 1076-1081
Trent McConaghy , K.U. Leuven, ESAT-MICAS, Belgium
Tom Eeckelaert , K.U. Leuven, ESAT-MICAS, Belgium
Georges Gielen , K.U. Leuven, ESAT-MICAS, Belgium
pp. 1082-1087
Interactive Presentation
Mengmeng Ding , University of Cincinnati, OH
Ranga Vemuri , University of Cincinnati, OH
pp. 1088-1089
8G: Hot Topic - Biochips: Principles and Application
Nicol? Manaresi , Silicon Biosystems, Bologna, Italy
Gianni Medoro , Silicon Biosystems, Bologna, Italy
Melanie Abonnenc , Silicon Biosystems, Bologna, Italy
Vincent Auger , Silicon Biosystems, Bologna, Italy
Paul Vulto , ARCES-University of Bologna, Bologna, Italy
Aldo Romani , ARCES-University of Bologna, Bologna, Italy
Luigi Altomare , ARCES-University of Bologna, Bologna, Italy
Marco Tartagni , ARCES-University of Bologna, Bologna, Italy
Roberto Guerrieri , ARCES-University of Bologna, Bologna, Italy
pp. 1092-1093
9A: Efficient SAT Based Verification
Malay K. Ganai , NEC Laboratories America, Princeton, NJ
Aarti Gupta , NEC Laboratories America, Princeton, NJ
Pranav Ashar , NEC Laboratories America, Princeton, NJ
pp. 1096-1101
F. Lu , University of California at Santa Barbara
M. K. Iyer , University of California at Santa Barbara
G. Parthasarathy , University of California at Santa Barbara
L.-C. Wang , University of California at Santa Barbara
K.-T. Cheng , University of California at Santa Barbara
K. C. Chen , Cadence Corporation
pp. 1102-1107
Zhaohui Fu , Princeton University, NJ
Yinlei Yu , Princeton University, NJ
Sharad Malik , Princeton University, NJ
pp. 1108-1113
9B: Embedded Tutorial - How Do They Manage Designing Complex SoC?
Chien-Liang Chen , Global UniChip Corp., Taiwan
Jiing-Yuan Lin , Global UniChip Corp., Taiwan
Youn-Long Lin , National Tsing Hua University, Taiwan
pp. 1116-1117
Chung-Jr Lian , National Taiwan University, Taipei
Yu-Wen Huang , National Taiwan University, Taipei
Hung-Chi Fang , National Taiwan University, Taipei
Yung-Chi Chang , National Taiwan University, Taipei
Liang-Gee Chen , National Taiwan University, Taipei
pp. 1118-1119
Cheng-Wen Wu , National Tsing Hua University, Hsinchu
pp. 1120-1121
9C: Test Pattern Compression and Delay Test Schemes
Ilia Polian , Albert-Ludwigs-University, Germany
Alejandro Czutro , Albert-Ludwigs-University, Germany
Bernd Becker , Albert-Ludwigs-University, Germany
pp. 1124-1129
Kedarnath J. Balakrishnan , University of Texas at Austin
Nur A. Touba , University of Texas at Austin
pp. 1130-1135
Swarup Bhunia , Purdue University, IN
Hamid Mahmoodi , Purdue University, IN
Arijit Raychowdhury , Purdue University, IN
Kaushik Roy , Purdue University, IN
pp. 1136-1141
Lei Li , Freescale Semiconductor, Inc., Austin, TX
Krishnendu Chakrabarty , Duke University, Durham, NC
pp. 1142-1147
9E: Compiler/Architecture Codesign
Jianjiang Ceng , Aachen University of Technology
Manuel Hohenauer , Aachen University of Technology
Rainer Leupers , Aachen University of Technology
Gerd Ascheid , Aachen University of Technology
Heinrich Meyr , Aachen University of Technology
Gunnar Braun , CoWare, Inc., Aachen, Germany
pp. 1150-1155
G. Chen , The Pennsylvania State University
M. Kandemir , The Pennsylvania State University
M. Karakoy , Imperial College, UK
pp. 1156-1161
M. J. Absar , Katholieke Universiteit Leuven, Belgium
F. Catthoor , Katholieke Universiteit Leuven, Belgium
pp. 1162-1167
Elena Dubrova , Royal Institute of Technology, IMIT/KTH, Sweden
pp. 1168-1173
9F: Network-on-Chip Design Flows
Srinivasan Murali , Stanford University, CA
Giovanni De Micheli , Stanford University, CA
pp. 1176-1181
Kees Goossens , Philips Research Laboratories, Eindhoven, The Netherlands
John Dielissen , Philips Research Laboratories, Eindhoven, The Netherlands
Om Prakash Gangwal , Philips Research Laboratories, Eindhoven, The Netherlands
Santiago Gonz?lez Pestana , Philips Research Laboratories, Eindhoven, The Netherlands
Andrei Radulescu , Philips Research Laboratories, Eindhoven, The Netherlands
Edwin Rijpkema , Philips Research Laboratories, Eindhoven, The Netherlands
pp. 1182-1187
Stergios Stergiou , Stanford University, CA
Federico Angiolini , University of Bologna, Italy
Salvatore Carta , University of Cagliari, Italy
Luigi Raffo , University of Cagliari, Italy
Davide Bertozzi , University of Bologna, Italy
Giovanni De Micheli , Stanford University, CA
pp. 1188-1193
9G: Biochips and Quantum Computing
Fei Su , Duke University, Durham, NC
Krishnendu Chakrabarty , Duke University, Durham, NC
pp. 1202-1207
D. Maslov , University of Victoria, Canada
C. Young , University of Victoria, Canada
D. M. Miller , University of Victoria, Canada
G. W. Dueck , University of New Brunswick, Canada
pp. 1208-1213
Kyosun Kim , University of Incheon, Korea
Kaijie Wu , University of Illinois at Chicago
Ramesh Karri , Polytechnic University, Brooklyn
pp. 1214-1219
9K: CMOS-Based Biosensor Arrarys
R. Thewes , Infineon Technologies, Munich / Regensburg, Germany
C. Paulus , Infineon Technologies, Munich / Regensburg, Germany
M. Schienle , Infineon Technologies, Munich / Regensburg, Germany
F. Hofmann , Infineon Technologies, Munich / Regensburg, Germany
A. Frey , Infineon Technologies, Munich / Regensburg, Germany
R. Brederlow , Infineon Technologies, Munich / Regensburg, Germany
M. Augustyniak , Infineon Technologies, Munich / Regensburg, Germany
M. Jenkner , Infineon Technologies, Munich / Regensburg, Germany
B. Eversmann , Infineon Technologies, Munich / Regensburg, Germany
P. Schindler-Bauer , Infineon Technologies, Munich / Regensburg, Germany
M. Atzesberger , Infineon Technologies, Munich / Regensburg, Germany
B. Holzapfl , Infineon Technologies, Munich / Regensburg, Germany
G. Beer , Infineon Technologies, Munich / Regensburg, Germany
T. Haneder , Infineon Technologies, Munich / Regensburg, Germany
H.-C. Hanke , Infineon Technologies, Munich / Regensburg, Germany
pp. 1222-1223
10A: Efficient Network-on-Chip Architectures
Tobias Bjerregaard , Technical University of Denmark (DTU)
Jens Spars? , Technical University of Denmark (DTU)
pp. 1226-1231
Wolf-Dietrich Weber , Sonics, Inc.?
Joe Chou , Google, Inc.?
Ian Swarbrick , Sonics, Inc.?
Drew Wingard , Sonics, Inc.?
pp. 1232-1237
Hangsheng Wang , Princeton University, Princeton, NJ
Li-Shiuan Peh , Princeton University, Princeton, NJ
Sharad Malik , Princeton University, Princeton, NJ
pp. 1238-1243
10B: Architectural Synthesis and Design Space Exploration
Partha Biswas , University of California, Irvine
Sudarshan Banerjee , University of California, Irvine
Nikil Dutt , University of California, Irvine
Laura Pozzi , Ecole Polytechnique F?d?rale de Lausanne (EPFL), Switzerland
Paolo Ienne , Ecole Polytechnique F?d?rale de Lausanne (EPFL), Switzerland
pp. 1246-1251
R. Ruiz-Sautua , Universidad Complutense de Madrid
M. C. Molina , Universidad Complutense de Madrid
J. M. Mend?as , Universidad Complutense de Madrid
R. Hermida , Universidad Complutense de Madrid
pp. 1252-1257
S. Tosun , Syracuse University
N. Mansouri , Syracuse University
E. Arvas , Syracuse University
M. Kandemir , Pennsylvania State University
Yuan Xie , Pennsylvania State University
pp. 1258-1263
Aviral Shrivastava , University of California, Irvine
Nikil Dutt , University of California, Irvine
Alex Nicolau , University of California, Irvine
Eugene Earlie , Intel Corporation, Hudson, MA
pp. 1264-1269
10C: Concurrent Error Detection and Correction
Sobeeh Almukhaizim , Yale University, New Haven, CT
Yiorgos Makris , Yale University, New Haven, CT
pp. 1272-1277
C. Bolchini , Politecnico di Milano, Italy
F. Salice , Politecnico di Milano, Italy
D. Sciuto , Politecnico di Milano, Italy
L. Pomante , CEFRIEL, Milano, Italy
pp. 1278-1283
Hamidreza Hashempour , LTX Corp., San Jose, CA
Luca Schiano , Northeastern University, Boston, MA
Fabrizio Lombardi , Northeastern University, Boston, MA
pp. 1284-1289
F. Lima Kastensmidt , Universidade Estadual do Rio, Brazil; Universidade Federal do Rio, Brazil
L. Sterpone , Politecnico di Torino, Italy
L. Carro , Universidade Federal do Rio, Brazil
M. Sonza Reorda , Politecnico di Torino, Italy
pp. 1290-1295
10E: Formal Verification of Processor Architecture and DSP Programs
Christian Jacobi , IBM Deutschland Entwicklung GmbH, Boeblingen, Germany
Kai Weber , IBM Deutschland Entwicklung GmbH, Boeblingen, Germany
Viresh Paruthi , IBM Systems Group, Austin, TX
Jason Baumgartner , IBM Systems Group, Austin, TX
pp. 1298-1303
Panagiotis Manolios , Georgia Tech, Atlanta, GA
Sudarshan K. Srinivasan , Georgia Tech, Atlanta, GA
pp. 1304-1309
K. C. Shashidhar , Interuniversitair Micro-Elektronica Centrum (IMEC) vzw, Belgium
Maurice Bruynooghe , Katholieke Universiteit Leuven, Belgium
Francky Catthoor , Interuniversitair Micro-Elektronica Centrum (IMEC) vzw, Belgium; Katholieke Universiteit Leuven, Belgium
Gerda Janssens , Katholieke Universiteit Leuven, Belgium
pp. 1310-1315
10F: Interconnect Optimisation
Brock J. LaMeres , University of Colorado, Boulder
Sunil P. Khatri , Texas A&M University, College Station
pp. 1318-1323
Zhuo Li , Texas A&M University, College Station
Weiping Shi , Texas A&M University, College Station
pp. 1324-1329
Xun Liu , North Carolina State University, Raleigh, NC
Yuantao Peng , North Carolina State University, Raleigh, NC
Marios C. Papaefthymiou , University of Michigan, Ann Arbor, MI
pp. 1330-1335
10G: Hot Topic - Silicon Based Biochips
K.-U. Kirstein , ETH Zurich, Switzerland
Y. Li , ETH Zurich, Switzerland
M. Zimmermann , ETH Zurich, Switzerland
C. Vancura , ETH Zurich, Switzerland
T. Volden , ETH Zurich, Switzerland
W. H. Song , ETH Zurich, Switzerland
J. Lichtenberg , ETH Zurich, Switzerland
A. Hierlemannn , ETH Zurich, Switzerland
pp. 1340-1341
Author Index (PDF)
pp. 1342-1348
17 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool