The Community for Technology Leaders
RSS Icon
Subscribe
Design, Automation & Test in Europe Conference & Exhibition (2000)
Paris, France
Mar. 27, 2000 to Mar. 30, 2000
ISBN: 0-7695-0537-6
TABLE OF CONTENTS
Reviewers (PDF)
pp. xxvii
Tutorials (PDF)
pp. xxx
pp. xxxi
Plenary—Keynote Session
1A: Embedded Software Generation
Chunghee Kim , Hanyang University
Luciano Lavagno , Universit? di Udine
Alberto Sangiovanni-Vincentelli , University of California at Berkeley
pp. 14
1B: Low-Power Issues in System-Level Design
Yung-Hsiang Lu , Stanford University
Eui-Young Chung , Stanford University
Tajana Simunic , Stanford University
Giovanni de Micheli , Stanford University
Luca Benini , Universita di Bologna
pp. 20
Marcello Lajolo , Politecnico di Torino
Sujit Dey , University of California at San Diego
Luciano Lavagno , Universit? di Udine
pp. 27
L. Benini , Universit? di Bologna
G. Castelli , Politecnico di Torino
A. Macii , Politecnico di Torino
E. Macii , Politecnico di Torino
M. Poncino , Politecnico di Torino
R. Scarsi , Politecnico di Torino
pp. 35
1C: Circuit Analysis and Synthesis
R. Schwencker , Infineon Technologies and Technical University of Munich
F. Schenkel , Infineon Technologies
H. Graeb , Infineon Technologies
K. Antreich , Infineon Technologies
pp. 42
O. Guerra , Centro Nacional de Microelectr?nica
E. Roca , Centro Nacional de Microelectr?nica
F.V. Fernández , Centro Nacional de Microelectr?nica
A. Rodríguez-Vázquez , Centro Nacional de Microelectr?nica
pp. 48
Mohamed Dessouky , Universit? Paris VI
Marie-Minerve Louërat , Universit? Paris VI
Jacky Porte , Ecole Nationale Superieure des Telecommunications
pp. 53
1D: Embedded Tutorial — Design Practices for Better Reliability and Yield
Tutorial Statement (Abstract)
Yervant Zorian , Logic Vision
Kees Veelenturf , Philips
pp. 66
2A: Embedded Tutorial — System Level Design Using C++
Joachim Kunkel , Synopsys
Frank Schirrmeister , Cadence Design Systems
pp. 74
2B: IP and Design Reuse
pp. null
Roman L. Lysecky , University of California at Riverside
Frank Vahid , University of California at Riverside
Tony D. Givargis , University of California at Riverside
pp. 84
Frederik Vermeulen , IMEC and Katholieke Universiteit at Leuven
Francky Catthoor , IMEC and Katholieke Universiteit at Leuven
Hugo de Man , IMEC and Katholieke Universiteit at Leuven
pp. 92
2C: Layout
Layout (PDF)
pp. null
Xiaoping Tang , University of Texas at Austin
D.F. Wong , University of Texas at Austin
Ruiqi Tian , University of Texas at Austin and Motorola Computational Technology Lab
pp. 106
Youssef Saab , University of Missouri at Columbia
pp. 112
U. Brenner , University of Bonn
J. Vygen , University of Bonn
pp. 117
Youcef Bourai , University of Washington
C.-J. Richard Shi , University of Washington
pp. 122
2D: Heterogeneous Aspects in SOC Testing
Sule Ozev , University of California at San Diego
Ismet Bayraktaroglu , University of California at San Diego
Alex Orailoglu , University of California at San Diego
pp. 128
Makoto Sugihara , Kyushu University
Hiroto Yasuura , Kyushu University
Hiroshi Date , Institute of Systems &Information Technologies
pp. 134
V.A. Zivkovic , University of Twente
R.J.W.T. Tangelder , University of Twente
H.G. Kerkhoff , University of Twente
pp. 146
3A: System Specification
Axel Jantsch , Royal Institute of Technology
Per Bjuréus , CelsiusTech Electronics AB
pp. 154
Per Bjuréus , CelsiusTech Electronics AB
Axel Jantsch , Royal Institute of Technology
pp. 161
Mark B. Josephs , South Bank University
Dennis Furey , South Bank University
pp. 169
3B: Implementation of Telecom Systems
F. Viglione , Politecnico di Torino
G. Masera , Politecnico di Torino
G. Piccinini , Politecnico di Torino
M. Ruo Roch , Politecnico di Torino
M. Zamboni , Politecnico di Torino
pp. 176
U. Girola , SIEMENS ICN S.p.A.
A. Picciriello , SIEMENS ICN S.p.A.
D. Vincenzoni , SIEMENS ICN S.p.A.
pp. 181
3C: Logic Synthesis: Combination
Victor N. Kravets , University of Michigan
Karem A. Sakallah , University of Michigan
pp. 208
3D: BIST for Mixed-Signal Applications
Jiun-Lang Huang , University of California at Santa Barbara
Chee-Kian Ong , University of California at Santa Barbara
Kwang-Ting Cheng , University of California at Santa Barbara
pp. 216
Yun-Che Wen , National Cheng Kung University
Kuen-Jong Lee , National Cheng Kung University
pp. 221
4A: Decision Diagram Based Methods
Priyank Kalla , University of Massachusetts at Amherst
Zhihong Zeng , University of Massachusetts at Amherst
Maciej Ciesielski , University of Massachusetts at Amherst
Chilai Huang , Avery Design Systems Incorporated
pp. 232
Praveen Yalagandula , University of Texas at Austin
Adnan Aziz , University of Texas at Austin
Vigyan Singhal , Tempus Fugit Incorporated
pp. 237
4B: Multi-Processor Architectures and Design Methods
Françoise Harmsze , Eindhoven University of Technology
Adwin Timmer , Eindhoven University of Technology
Jef van Meerbergen , Eindhoven University of Technology
pp. 257
4C: Logic Synthesis: Performance Optimization
Wave Steered FSMs (Abstract)
Luca Macchiarulo , University of California, Santa Barbara
Shih-Ming Shu , University of California, Santa Barbara
Malgorzata Marek-Sadowska , University of California, Santa Barbara
pp. 270
4D: TPG and Diagnosis in BIST
Silvia Cataldo , Politecnico di Torino
Silvia Chiusano , Politecnico di Torino
Paolo Prinetto , Politecnico di Torino
Hans-Joachim Wunderlich , University of Stuttgart
pp. 292
5A: Architectural-Level Synthesis
Luc Séméria , Stanford University
Koichi Sato , Stanford University
Giovanni de Micheli , Stanford University
pp. 312
Oliver Bringmann , Forschungszentrum Informatik and Universit?t Tuebingen
Wolfgang Rosenstiel , Forschungszentrum Informatik and Universit?t Tuebingen
Carsten Menn , Forschungszentrum Informatik
pp. 326
Tony D. Givargis , University of California at Riverside
Frank Vahid , University of California at Riverside
pp. 333
5B: Analysis of Communication Circuits
M.M. Gourary , IPPM, Russian Academy of Sciences
S.G. Rusakov , IPPM, Russian Academy of Sciences
S.L. Ulyanov , IPPM, Russian Academy of Sciences
M.M. Zharov , IPPM, Russian Academy of Sciences
K.K. Gullapalli , Motorola Incorporated
B.J. Mulvaney , Motorola Incorporated
pp. 345
5C: Logic Synthesis: Covering and PTL Circuits
Vasco M. Manquinho , Instituto Superior T?cnico
João Marques-Silva , Instituto Superior T?cnico
pp. 356
Roberto Cordone , Politecnico di Milano
Fabrizio Ferrandi , Politecnico di Milano
Donatella Sciuto , Politecnico di Milano
Roberto Wolfler Calvo , Joint Research Center - Ispra
pp. 364
5D: Delay and Functional Testing
Alessandro Fin , Universit? di Verona
Franco Fummi , Universit? di Verona
pp. 390
Irith Pomeranz , University of Iowa
Sudhakar M. Reddy , University of Iowa
pp. 396
6A: Co-Synthesis of Embedded Systems
Praveen K. Murthy , Angeles Design Systems
Shuvra S. Bhattacharyya , University of Maryland at College Park
pp. 404
Maria Luisa López-Vallejo , Universidad Politecnica Madrid
Jesus Grajal , Universidad Politecnica Madrid
Juan Carlos López , Universidad Castilla-La Mancha
pp. 411
U. Nagaraj Shenoy , Northwestern University
Prith Banerjee , Northwestern University
Alok Choudhary , Northwestern University
pp. 417
6B: Hot Topic
Hot Topic (PDF)
pp. null
6C: Wire Performance
pp. null
I-Min Liu , University of Texas at Austin
Adnan Aziz , University of Texas at Austin
D.F. Wong , University of Texas at Austin
pp. 436
T. Adler , Infineon Technologies AG
E. Barke , Infineon Technologies AG
pp. 446
6D: Analogue Aspects of System Testing
Uros Kac , Jozef Stefan Institute
Franc Novak , Jozef Stefan Institute
Srecko Macek , Jozef Stefan Institute
pp. 463
Richard Rosing , Lancaster University
pp. 476
Sungju Park , Hanyang University
Taehyung Kim , Hanyang University
pp. 458
7A: Abstraction Techniques
G. Logothetis , Universit?t Karlsruhe
K. Schneider , Universit?t Karlsruhe
pp. 486
Felice Balarin , Cadence Berkeley Laboratories
pp. 494
7B: Panel Session — A Design Automation Roadmap for Europe
pp. null
Joseph Borel , STMicroelectronics
Frank Ghenassia , STMicroelectronics
Jean-Jacques Bronner , Alcatel Business Systems
Anton Sauer , Medea Office
pp. 510
7C: Interconnect Modelling and Analysis
Bernard N. Sheehan , Mentor Graphics
pp. 517
Youxin Gao , University of Texas at Austin
D.F. Wong , University of Texas at Austin
pp. 512
Norman Chang , Hewlett-Packard Laboratories
Shen Lin , Hewlett-Packard Laboratories
O. Sam Nakagawa , Hewlett-Packard Laboratories
Weize Xie , Hewlett-Packard Laboratories
Lei He , University of Wisconsin at Madison
pp. 522
Chauchin Su , National Central University
Yue-Tsang Chen , National Central University
Mu-Jeng Huang , National Central University
Gen-Nan Chen , National Central University
Chung-Len Lee , National Chiao-Tung University
pp. 527
7D: Mixed A/D System Design
Eduardo Peralias , Universidad de Sevilla
Antonio J. Acosta , Universidad de Sevilla
Adoracion Rueda , Universidad de Sevilla
Jose L. Huertas , Universidad de Sevilla
pp. 534
8A: Scheduling and Timing Analysis for Real-Time Embedded Systems
Paul Pop , Link?ping University
Petru Eles , Link?ping University
Zebo Peng , Link?ping University
pp. 567
8B: Hot Topic
Hot Topic (PDF)
pp. null
8D: Dependability Issues in Advanced ICs and Systems
M. Lajolo , Politecnico di Torino
M. Rebaudengo , Politecnico di Torino
M. Sonza Reorda , Politecnico di Torino
M. Violante , Politecnico di Torino
L. Lavagno , Universit? di Udine
pp. 586
D. Weiler , Fraunhofer Institute of Microelectronic Circuits and Systems
O. Machul , Fraunhofer Institute of Microelectronic Circuits and Systems
D. Hammerschmidt , Fraunhofer Institute of Microelectronic Circuits and Systems
B. J. Hosticka , Fraunhofer Institute of Microelectronic Circuits and Systems
pp. 599
9A: High-Level Power Optimization
Dinesh Ramanathan , University of California at Irvine
Rajesh Gupta , University of California at Irvine
pp. 606
Cheng-Ta Hsieh , University of Southern California
Massoud Pedram , University of Southern California
pp. 612
M. Münch , University of Kaiserslautern
N. Wehn , University of Kaiserslautern
B. Wurth , Infineon Technologies AG
R. Mehra , Synopsys Incorporated
J. Sproch , Synopsys Incorporated
pp. 624
9B: Panel Session
Rolf Ernst , Technical University of Braunschweig
Grand Martin , Cadence
Oz Levia , Improv Systems Incorporated
Pierre Paulin , STMicroelectronics
Vassiliadis Stamatis , Technical University of Delft
Kees Vissers , Philips Research
pp. 634
9C: Embedded Tutorial
Sani R. Nassif , IBM Austin Research Laboratory
pp. 636
9D: Defect Oriented Test
José T. de Sousa , Technical University of Lisbon
Vishwani D. Agrawal , Lucent Technologies
pp. 640
Khaled Saab , Fluence Technology
Naim Ben-Hamida , Fluence Technology
Bozena Kaminska , Fluence Technology
pp. 650
10A: Simulation and Emulation
Dragos Lungeanu , University of Iowa
C.J. Richard Shi , University of Washington
pp. 658
Sungjoo Yoo , Seoul National University
Jong-Eun Lee , Seoul National University
Jinyong Jung , Seoul National University
Kyungseok Rha , Seoul National University
Youngchul Cho , Seoul National University
Kiyoung Choi , Seoul National University
pp. 663
10B: Embedded System Design Frameworks
Martyn Edwards , University of Manchester Institute of Science and Technology
Peter Green , University of Manchester Institute of Science and Technology
pp. 692
10D: Power and Cost Issues in Testing
Juin-Ming Lu , National Tsing Hua University
Cheng-Wen Wu , National Tsing Hua University
pp. 710
Poster Papers
Tajana Simunic , Stanford University
Luca Benini , Stanford University
Peter Glynn , University of Bologna
Giovanni de Micheli , University of Bologna
pp. 736
F.M. Pérez-Montes , Centro Nacional de Microelectr?nica at Sevilla
F. Medeiro , Centro Nacional de Microelectr?nica at Sevilla
R. Domínguez-Castro , Centro Nacional de Microelectr?nica at Sevilla
F.V. Fernández , Centro Nacional de Microelectr?nica at Sevilla
A. Rodríguez-Vázquez , Centro Nacional de Microelectr?nica at Sevilla
pp. 739
Ulf Pillkahn , Siemens AG Munich
pp. 740
Peter Bach , Universit?t des Saarlandes
Michael Bosch , Universit?t des Saarlandes
pp. 741
Adam Morawiec , TIMA Laboratory
Raimund Ubar , Tallinn Technical University
Jaan Raik , Tallinn Technical University
pp. 743
J. Machado da Silva , University of Porto
J.S. Duarte , University of Porto
J.S. Matos , University of Porto
pp. 744
Karem A. Sakallah , University of Michigan
Fadi A. Aloul , University of Michigan
João P. Marques-Silva , Cadence European Laboratories
pp. 745
Sunho Chang , Korea Advanced Institute of Science and Technology
Jong-Sun Kim , Korea Advanced Institute of Science and Technology
Lee-Sup Kim , Korea Advanced Institute of Science and Technology
pp. 746
Ashok Halambi , University of California at Irvine
Radu Cornea , University of California at Irvine
Peter Grun , University of California at Irvine
Nikil Dutt , University of California at Irvine
Alex Nicolau , University of California at Irvine
pp. 748
Sriram Govindarajan , University of Cincinnati
Ranga Vemuri , University of Cincinnati
pp. 749
Congguang Yang , University of Massachusetts at Amherst
Maciej Ciesielski , University of Massachusetts at Amherst
pp. 750
E. Dubrova , Royal Institute of Technology
P. Ellervee , Royal Institute of Technology
D.M. Miller , University of Victoria
J.C. Muzio , University of Victoria
pp. 751
José Manuel Moya , Universidad de Castilla-La Mancha
Francisco Moya , Universidad de Castilla-La Mancha
Juan Carlos López , Universidad de Castilla-La Mancha
Santiago Domínguez , Universidad Polit?cnica de Madrid
pp. 753
Jingyan Zuo , Motorola Incorporated
Stephen W. Director , University of Michigan
pp. 754
Hilary Kahn , University of Manchester
Andy Carpenter , University of Manchester
Nigel Whitaker , University of Manchester
pp. 755
Y. Tsiatouhas , ISD S.A.
Th. Haniotakis , University of Athens
A. Arapoyanni , University of Athens
D. Nikolos , University of Patras
pp. 756
D. Gizopoulos , University of Piraeus
N. Kranitis , II&T, NCSR "Demokritos"
M. Psarakis , II&T, NCSR "Demokritos"
A. Paschalis , University of Athens
Y. Zorian , LogicVision
pp. 757
Dirk W. Hoffmann , University of T?bingen
Thomas Kropf , University of T?bingen
pp. 758
Jens Schönherr , Fraunhofer-Institut f?r Integrierte Schaltungen
Bernd Straube , Fraunhofer-Institut f?r Integrierte Schaltungen
pp. 759
S. Nooshabadi , University of Tasmania
J.A. Montiel-Nelson , University of Las Palmas de Gran Canaria
A. Núñez , University of Las Palmas de Gran Canaria
R. Sarmiento , University of Las Palmas de Gran Canaria
J. Sosa , University of Las Palmas de Gran Canaria
pp. 760
Valery A. Vardanian , Institute of Informatics & Automation Problems
Liana B. Mirzoyan , Institute of Informatics & Automation Problems
pp. 762
Alexander Drozd , Odessa State Polytechnic University
pp. 764
pp. 767
6 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool