The Community for Technology Leaders
RSS Icon
Subscribe
Design, Automation & Test in Europe Conference & Exhibition (1998)
Paris, France
Feb. 23, 1998 to Feb. 26, 1998
ISBN: 0-8186-8359-7
TABLE OF CONTENTS
pp. xxii
pp. xxvi
Tutorials (PDF)
pp. xxx
pp. xxxiii
Session 1A: Design Optimization of Building Blocks
A. Chatzigeorgiou , Aristotle University of Thessaloniki
S. Nikolaidis , Aristotle University of Thessaloniki
pp. 2
M. Nicolaidis , TIMA Laboratory, France
R.O. Duarte , TIMA Laboratory, France
pp. 7
Kimihiro Ogawa , Sony, Custom DA Section
Michinari Kohno , Sony, Custom DA Section
Fusako Kitamura , Sony, Custom DA Section
pp. 15
Session 1B: HW/SW Partitioning and Communication Synthesis
Jesper Grode , Technical University of Denmark
Peter V. Knudsen , Technical University of Denmark
Jan Madsen , Technical University of Denmark
pp. 22
Vinoo Srinivasan , University of Cincinnati
Shankar Radhakrishnan , University of Cincinnati
Ranga Vemuri , University of Cincinnati
pp. 28
M. Gasteier , Darmstadt University of Technology
M. Glesner , Darmstadt University of Technology
M. Muench , University of Kaiserslautern
pp. 36
Session 1C: Asynchronous and Hybrid VHDL-Based Design
Sun-Yen Tan , University of Manchester
Stephen B. Furber , University of Manchester
Wen-Fang Yen , National Taipei University of Technology
pp. 44
Christoph Grimm , Goethe-University Frankfurt
Klaus Waldschmidt , Goethe-University Frankfurt
pp. 52
Session 1D: Data Path and FPGA Testing
Ishwar Parulkar , University of Southern California
Sandeep K. Gupta , University of Southern California
Melvin A. Breuer , University of Southern California
pp. 66
M. Renovell , LIRMM-UM2
J. M. Portal , LIRMM-UM2
J. Figueras , UPC Diagonal
Y. Zorian , Logic Vision Inc.
pp. 82
Session 2A: Design Methods for High Performance Applications
Juan Carlos Diaz , Telefonica Investigacion y Desarrollo, Madrid
Pierre Plaza , Telefonica Investigacion y Desarrollo, Madrid
Jesus Crespo , Telefonica Investigacion y Desarrollo, Madrid
pp. 96
E. Lago , Instituto de Microelectronica de Sevilla.
C. J. Jimenez , Instituto de Microelectronica de Sevilla.
D. R. Lopez , Instituto de Microelectronica de Sevilla.
S. Sanchez-Solano , Instituto de Microelectronica de Sevilla.
A. Barriga , Instituto de Microelectronica de Sevilla.
pp. 102
W. Eppler , Forschungszentrum Karlsruhe (FZK)
T. Fischer , Forschungszentrum Karlsruhe (FZK)
H. Gemmeke , Forschungszentrum Karlsruhe (FZK)
A. Menchikov , Joint Institute for Nuclear Research (JINR)
pp. 108
Session 2B: Scheduling in Embedded Systems
Bharat P. Dave , Princeton University, Princeton, NJ 08544
Niraj K. Jha , Princeton University, Princeton, NJ 08544
pp. 118
Jeroen A.J. Leijten , Philips Research Laboratories
Jef L. Van Meerbergen , Philips Research Laboratories
Adwin H. Timmer , Philips Research Laboratories
Jochen A.G. Jess , Philips Research Laboratories
pp. 125
Session 2C: Advanced Techniques for VHDL Design
Yee-Wing Hsieh , University of Pittsburgh
Steven P. Levitan , University of Pittsburgh
pp. 140
Jason Coppens , Royal Military College of Canada
Dhamin Al-Khalili , Royal Military College of Canada
Come Rozon , Royal Military College of Canada
pp. 148
Matthias Mutz , SICAN Braunschweig GmbH, Digital IC Center
pp. 153
Edwin Naroska , University of Dortmund
pp. 159
Session 2D: Novel BIST Approaches
Wei Zhao , Rockwell Semiconductor Systems Computer Engineering Department
Chris Papachristou , Rockwell Semiconductor Systems Computer Engineering Department
pp. 166
V. N. Yarmolik , Belarussian State University of Informatics and Radioelectronics
S. Hellebrand , University of Stuttgart
H.-J. Wunderlich , University of Stuttgart
pp. 173
T. Bogue , University of Waterloo
M. Gössel , Universit?t Potsdam
H. Jürgensen , The University of Western Ontario
Y. Zorian , Logic Vision Inc.
pp. 180
Session 3A: Architectures for Image Processing
Claus Schneider , Siemens Corporate Technology
Martin Kayss , Siemens Corporate Technology
Thomas Hollstein , Darmstadt University of Technology
Juergen Deicke , Darmstadt University of Technology
pp. 186
A.M. Rassau , University of Reading
T.C.B. Yu , University of Reading
H. Cheung , Edith Cowan University
S.W. Lachowicz , Edith Cowan University
K. Eshrahian , Edith Cowan University
W.A. Crossland , University of Cambridge
T.D. Wilkinson , University of Cambridge
pp. 191
Isidro Urriza , University of Zaragoza
Jose I. Artigas , University of Zaragoza
Jose I. Garcia , University of Zaragoza
Luis A. Barragan , University of Zaragoza
Denis Navarro , University of Zaragoza
pp. 196
Session 3B: Scheduling and Analysis of HW/SW Systems
J.A. Maestro , Universidad Complutense - 28040 Madrid, Spain
D. Mozos , Universidad Complutense - 28040 Madrid, Spain
H. Mecha , Universidad Complutense - 28040 Madrid, Spain
pp. 218
Session 3C: Extensions to VHDL
pp. null
Guido Schumacher , Carl von Ossietzky University Oldenburg
Wolfgang Nebel , Carl von Ossietzky University Oldenburg
pp. 234
Wolfram Putzke-Röming , OFFIS Research Institut, Germany
Martin Radetzki , OFFIS Research Institut, Germany
Wolfgang Nebel , OFFIS Research Institut, Germany
pp. 242
Ralf Reetz , Verysys GmbH
Klaus Schneider , Universit? at Karlsruhe
Thomas Kropf , Universit? at Karlsruhe
pp. 257
Session 3D: Error Detection and Design Validation
Anna Antola , Politecnico di Milano
Vincenzo Piuri , Politecnico di Milano
Mariagiovanna Sami , Politecnico di Milano
pp. 266
Li-C. Wang , Somerset PowerPC Design Center, Motorola, Inc., Austin, Texas
Magdy S. Abadir , Somerset PowerPC Design Center, Motorola, Inc., Austin, Texas
Jing Zeng , Somerset PowerPC Design Center, IBM, Austin, Texas
pp. 273
Douglas Chang , University of California, Santa Barbara, CA
Kwang-Ting Cheng , University of California, Santa Barbara, CA
Malgorzata Marek-Sadowska , University of California, Santa Barbara, CA
Mike Tien-Chien Lee , Avant! Corp.
pp. 278
Session 3E: Hot Topic: IP Based System-on-a-Chip Design
Hot Topic (PDF)
pp. null
Grant Martin , Cadence Design Systems, Alta Business Unit
pp. 286
Session 4A: Design Reuse Methodologies
Manfred Koegst , Fraunhofer-Institut f?r Integrierte Schaltungen, EAS Dresden
Dieter Garte , Fraunhofer-Institut f?r Integrierte Schaltungen, EAS Dresden
Peter Conradi , Universit?t-GH Siegen
Michael Wahl , Universit?t-GH Siegen
pp. 292
Jörg Böttger , Chemnitz University of Technology
Karlheinz Agsteiner , Chemnitz University of Technology
Dieter Monjau , Chemnitz University of Technology
Sören Schulze , Chemnitz University of Technology
pp. 303
Session 4B: Flat and Timing-Driven Processor Design
Juergen Koehl , IBM Entwicklung GmbH Boeblingen
Ulrich Baur , IBM Entwicklung GmbH Boeblingen
Thomas Ludwig , IBM Entwicklung GmbH Boeblingen
Bernhard Kick , IBM Entwicklung GmbH Boeblingen
Thomas Pflueger , IBM Entwicklung GmbH Boeblingen
pp. 312
Jens Vygen , University of Bonn
pp. 321
Uwe Fassnacht , IBM Entwicklung GmbH Boeblingen
Juergen Schietke , University of Bonn
pp. 325
Asmus Hetzel , University of Bonn
pp. 332
Session 4C: Hot Topic: Reconfigurable Systems
Jan Rabaey , University of California, Berkeley
Marlene Wan , University of California, Berkeley
pp. 341
Ian Page , Oxford University Computing Lab
pp. 343
Session 4D: Digital Simulation and Estimation
V. Chandramouli , EECS Department, The University of Michigan,
Jesse P. Whittemore , EECS Department, The University of Michigan,
Karem A. Sakallah , EECS Department, The University of Michigan,
pp. 350
St. Schmerler , Electronic Systems and Microsystems (ESM)
Y. Tanurhan , Electronic Systems and Microsystems (ESM)
K.D. Miiller-Glaser , Electronic Systems and Microsystems (ESM)
pp. 362
Session 5A: Synthesis of Reprogrammable and Reconfigurable Architectures
Bart Mesman , Philips Research laboratories
Marino T.J. Strik , Philips Research laboratories
Adwin H. Timmer , Philips Research laboratories
Jef L. Van Meerbergen , Philips Research laboratories
Jochen A.G. Jess , Eindhoven University of Technology
pp. 377
Ju-Hwan Yi , Korea Advanced Institute of Science and Technology
Hoon Choi , Korea Advanced Institute of Science and Technology
In-Cheol Park , Korea Advanced Institute of Science and Technology
Seung Ho Hwang , Korea Advanced Institute of Science and Technology
Chong-Min Kyung , Korea Advanced Institute of Science and Technology
pp. 384
Meenakshi Kaul , University of Cincinnati
Ranga Vemuri , University of Cincinnati
pp. 389
Session 5B: Partitioning and Routing
Jianjian Song , National University of Singapore
Zhaoxuan Shen , National University of Singapore
Wenjun Zhuang , National University of Singapore
pp. 398
C. S. Helvig , University of Virginia, Charlottesville
Gabriel Robins , University of Virginia, Charlottesville
Alexander Zelikovsky , University of Virginia, Charlottesville
pp. 406
Thorsten Adler , University of Hanover
Juergen Schaeuble , Robert Bosch GmbH
pp. 414
Session 5C: Panel - Formal Verification: A New Standard CAD Tool for the Industrial Design Flow
Panel (PDF)
pp. null
Session 5D: Simulation for High-Level Design
Guido Post , RWTH Aachen, University of Technology
Andrea Mueller , RWTH Aachen, University of Technology
Thorsten Groetker , RWTH Aachen, University of Technology
pp. 424
Holger Keding , Aachen University of Technology
Markus Willems , Aachen University of Technology
Martin Coors , Aachen University of Technology
Heinrich Meyr , Aachen University of Technology
pp. 429
Cordula Hansen , Universit?t T?bingen
Arno Kunzmann , Universit?t T?bingen
Wolfgang Rosenstiel , Universit?t T?bingen
pp. 436
Session 6A: Architectural Synthesis
Min Xu , University of California, Irvine
Fadi J. Kurdahi , University of California, Irvine
pp. 446
Oliver Bringmann , Forschungszentrum Informatik
Wolfgang Rosenstiel , Universitaet Tuebingen
pp. 451
Jian Li , University of Illinois at Urbana-Champaign
Rajesh K. Gupta , University of California, Irvine
pp. 457
Session 6B: Timing and Crosstalk in Interconnect
Dongsheng Wang , University of California at Berkeley
Ernest Kuh , University of California at Berkeley
pp. 466
Andrew B. Kahng , Silicon Graphics, Inc.
Sudhakar Muddu , Silicon Graphics, Inc.
Egino Sarto , Silicon Graphics, Inc.
Rahul Sharma , Silicon Graphics, Inc.
pp. 471
Chris C. N. Chu , University of Texas at Austin
D. F. Wong , University of Texas at Austin
pp. 479
Session 6C: Panel: Next Generation System Design Tools
Panel (PDF)
pp. null
Session 6D: IDDQ and Memory Testing
R. Rodriguez-Montanes , Universitat Politecnica de Catalunya
J. Figueras , Universitat Politecnica de Catalunya
pp. 490
A.J. van de Goor , Delft University of Technology
I.B.S. Tlili , Delft University of Technology
pp. 501
Session 7A: Microsystems
Microsystems (PDF)
pp. null
R. Neul , Robert Bosch GmbH FhG-IIS/EAS
U. Becker , Robert Bosch GmbH FhG-IIS/EAS
G. Lorenz P. Schwarz , Robert Bosch GmbH FhG-IIS/EAS
J. Haase S. Wünsche , Robert Bosch GmbH FhG-IIS/EAS
pp. 510
V. Szekely , Technical University of Budapest, Dept. of Electron Devices
M. Rencz , Technical University of Budapest, Dept. of Electron Devices
pp. 518
Marcelo Lubaszewski , DELET/UFRGS
Erika F. Cota , DELET/UFRGS
Bernard Courtois , TIMA Laboratory
pp. 524
Session 7B: Interconnect Modeling
Roland W. Freund , Bell Laboratories, Lucent Technologies
Peter Feldmann , Bell Laboratories, Lucent Technologies
pp. 530
Nuno Marques , INESC
Mattan Kamon , Massachusetts Institute of Technology
Jacob White , Massachusetts Institute of Technology
L. Miguel Silveira , INESC/Cadence European Laboratories
pp. 538
Jianhua Shao , City University of Hong Kong
Richard M.M. Chen , City University of Hong Kong
pp. 544
Session 7C: Design for Manufacturability - Embedded Tutorial
Wojciech Maly , Carnegie Mellon University
P.K. Nag , Carnegie Mellon University
Hans T. Heineken , Level One Communications
J. Khare , Level One Communications
pp. 550
W. Maly , Carnegie Mellon University
P.K. Nag , Carnegie Mellon University
C. Ouyang , Carnegie Mellon University
H.T. Heineken , Level One Communications
J. Khare , Level One Communications
P. Simon , Philips NV, Nijmegen, The Netherlands
pp. 557
Hans T. Heineken , Level One Communications
Wojciech Maly , Carnegie Mellon University
pp. 563
Session 7D: Sequential Circuit Testing
Session 8A: Issues in Behavioral Synthesis
A. Jemai , INSAT, Tunis, Tunisia
P. Kission , ANACAD, Grenoble France
A.A. Jerraya , TIMA Laboratory, Grenoble, France
pp. 590
Johnny Öberg , Royal Institute of Technology (KTH)
Ahmed Hemani , Royal Institute of Technology (KTH)
Anshul Kumar , Indian Institute of Technology
pp. 596
Samuel Norman Hamilton , University of California, San Diego
Alex Orailoglu , University of California, San Diego
pp. 604
Session 8B: Formal Equivalence Checking Using Decision Diagrams
Stefan Horeth , Darmstadt University of Technology
Rolf Drechsler , Albert-Ludwigs-University
pp. 612
C.A.J. Van Eijk , Eindhoven University of Technology
pp. 618
Lluis Ribas , Autonomous University of Barcelona (UAB)
Jordi Carrabina , Autonomous University of Barcelona (UAB)
pp. 624
Session 8C: Hot Topic: Silicon Debug of Systems-on-Chips
Hot Topic (PDF)
pp. null
Session 8D: Characterization and Verification of Analogue Circuits
Josef Eckmueller , Siemens AG, Munich
Martin Groepl , Siemens AG, Munich
Helmut E. Graeb , Techn. Univ. Munich
pp. 636
G. Droege , SICAN
M. Thole , Institut fuer Netzwerktheorie und Schaltungstechnik
E.-H. Horneber , Institut fuer Netzwerktheorie und Schaltungstechnik
pp. 644
Session 9A: Benchmark Circuits, Technology Mapping and Scan Chains
Debabrata Ghosh , CBL (Collaborative Benchmarking Laboratory)
Nevin Kapur , CBL (Collaborative Benchmarking Laboratory)
Franc Brglez , CBL (Collaborative Benchmarking Laboratory)
Justin Harlow III , National Semiconductor Corporation, Santa Clara
pp. 656
Aiguo Lu , Technical University of Munich
Guenter Stenz , Technical University of Munich
Frank M. Johannes , Technical University of Munich
pp. 664
Fulvio Corno , Politecnico di Torino
Paolo Prinetto , Politecnico di Torino
Matteo Sonza Reorda , Politecnico di Torino
Massimo Violante , Politecnico di Torino
pp. 670
Session 9B: Physical to Gate Level Design for Low-Power
J.M. Daga , LIRMM, UMR CNRS
E. Ottaviano , LIRMM, UMR CNRS
D. Auvergne , LIRMM, UMR CNRS
pp. 680
Qi Wang , University of Arizona
Sarma B.K. Vrudhula , University of Arizona
pp. 686
Jaewon Oh , University of Southern California
Massoud Pedram , University of Southern California
pp. 692
Yi-Min Jiang , University of California, Santa Barbara, CA
Kwang-Ting Cheng , University of California, Santa Barbara, CA
pp. 698
Session 9C: Hot Topic: Embedded Memory and Embedded Logic
Hot Topic (PDF)
pp. null
Norbert Wehn , University of Kaiserslautern
Soeren Hein , Siemens AG
pp. 704
Session 9D: Analogue Circuit Modeling and Design Methodology
R. Rosenberger , Darmstadt University of Technology
S. A. Huss , Darmstadt University of Technology
pp. 721
L. Bisdounis , University of Patras
O. Koufopavlou , University of Patras
C. Goutis , University of Patras
S. Nikolaidis , Aristotle University of Thessaloniki
pp. 729
Session 10A: Combinational Logical Synthesis
J.W.J.M. Rutten , Eindhoven University of Technology
M.R.C.M. Berkelaar , Eindhoven University of Technology
C.A.J. Van Eijk , Eindhoven University of Technology
M.A.J. Kolsteren , Eindhoven University of Technology
pp. 749
Hiroshi Sawada , NTT Communication Science Laboratories
Shigeru Yamashitam , NTT Communication Science Laboratories
Akira Nagoya , NTT Communication Science Laboratories
pp. 755
Session 10B: High Level Power Estimation
Fabrizio Ferrandi , Politecnico di Torino, ITALY
Franco Fummi , Politecnico di Torino, ITALY
Enrico Macii , Politecnico di Torino, ITALY
Massimo Poncino , Politecnico di Torino, ITALY
pp. 762
Alessandro Bogliolo , DEIS - University of Bologna
Luca Benini , CSL - Stanford University
Giovanni de Micheli , CSL - Stanford University
pp. 767
Diana Marculescu , University of Southern California, Los Angeles, CA 90089
Radu Marculescu , University of Southern California, Los Angeles, CA 90089
Massoud Pedram , University of Southern California, Los Angeles, CA 90089
pp. 774
Session 10C: Petri Nets and Dedicated Formalisms
Gjalt de Jong , Alcatel Telecom
Bill Lin , University of California, San Diego
pp. 782
Enric Pastor , Universitat Polit`ecnica de Catalunya
Jordi Cortadella , Universitat Polit`ecnica de Catalunya
pp. 790
Maroun Kassab , Universite de Montreal
Eduard Cerny , Universite de Montreal
Sidi Aourid , Universite de Montreal
Thomas Krodel , Nortel
pp. 796
Evguenii I. Goldberg , Cadence Berkeley Laboratories
Yuji Kukimoto , University of California, Berkeley
Robert K. Brayton , University of California, Berkeley
pp. 803
Session 10D: Mixed-Signal Test and DFT
Salvador Mir , Universidad de Sevilla
Adoracion Rueda , Universidad de Sevilla
Diego Vazquez , Universidad de Sevilla
Jose Luis Huertas , Universidad de Sevilla
pp. 810
Walter M. Lindermeir , Technical University of Munich
Thomas J. Vogels , Technical University of Munich
Helmut E. Graeb , Technical University of Munich
pp. 822
Session 11A: Sequential Logic Synthesis
Manuel Martinez , Instituto de Microelectronica de Sevilla
Maria J. Avedillo , Instituto de Microelectronica de Sevilla
Jose M. Quintana , Instituto de Microelectronica de Sevilla
Jose L. Huertas , Instituto de Microelectronica de Sevilla
pp. 835
Naresh Maheshwari , Iowa State University, Ames IA
Sachin S. Sapatnekar , University of Minnesota, Minneapolis, MN
pp. 840
Session 11B: High-Level Power Optimization
Kamal S. Khouri , Princeton University, Princeton, NJ 08544
Ganesh Lakshminarayana , Princeton University, Princeton, NJ 08544
Niraj K. Jha , Princeton University, Princeton, NJ 08544
pp. 848
Hiroyuki Tomiyama , Kyushu University
Tohru Ishihara , Kyushu University
Akihiko Inoue , Kyushu University
Hiroto Yasuura , Kyushu University
pp. 855
Luca Benini , Stanford University
Giovanni de Micheli , Stanford University
Donatella Sciuto , Politecnico di Milano
Enrico Macii , Automatica e Informatica, Torino, Italy
Cristina Silvano , Universita` di Brescia
pp. 861
Session 11C: System Architecture Design
Michael Mrva , Siemens AG, Corporate Technology, ZT ME 5
Klaus Buchenrieder , Siemens AG, Corporate Technology, ZT ME 5
Rainer Kress , Siemens AG, Corporate Technology, ZT ME 5
pp. 868
Valentina Salapura , Technische Universitaet Wien
Michael Gschwind , Technische Universitaet Wien
pp. 875
Kazushige Higuchi , NTT Optical Network Systems Laboratories
Kazuhiro Shirakawa , NTT Optical Network Systems Laboratories
pp. 883
Session 11D: Simulation and Test Tools for Analogue Circuits
Mike Chou , Massachusetts Institute of Technology
L. Miguel Silveira , INESC/Cadence European Laboratories
pp. 892
Michael W. Tian , University of Iowa, Iowa City
C.-J. Richard Shi , University of Iowa, Iowa City
pp. 899
Poster Session
R. Niemann , University of Dortmund
P. Marwedel , University of Dortmund
pp. 912
Tom Kazmierski , University of Southampton
pp. 916
M.L. Flottes , Micro?lectronique de Montpellier,U.M. CNRS 9928
R. Pires , Micro?lectronique de Montpellier,U.M. CNRS 9928
B. Rouzeyre , Micro?lectronique de Montpellier,U.M. CNRS 9928
L. Volpe , Micro?lectronique de Montpellier,U.M. CNRS 9928
pp. 921
Davor Runje , University of Zagreb
Mario Kovac , University of Zagreb
pp. 923
Preeti Ranjan Panda , University of California, Irvine
Nikil D. Dutt , University of California, Irvine
Alexandru Nicolau , University of California, Irvine
pp. 925
J.P. Calvez , IRESTE, University of NANTES, FRANCE
D. Heller , IRESTE, University of NANTES, FRANCE
F. Muller , IRESTE, University of NANTES, FRANCE
O. Pasquier , IRESTE, University of NANTES, FRANCE
pp. 927
Anupam Basu , University of Dortmund, Germany
Rainer Leupers , University of Dortmund, Germany
Peter Marwedel , University of Dortmund, Germany
pp. 929
Thomas Mueller-Wipperfuerth , Johannes Kepler University Linz, Austria
Richard Hagelauer , Johannes Kepler University Linz, Austria
pp. 931
George Economakos , National Technical University of Athens
George Papakonstantinou , National Technical University of Athens
Panayotis Tsanakas , National Technical University of Athens
pp. 933
Michael G. Wahl , Universit?t Siegen SP3D Chipdesign
Holger Völkel , Universit?t Siegen SP3D Chipdesign
pp. 937
Hans-Georg Martin , University of T?bingen
Wolfgang Rosenstiel , University of T?bingen
pp. 939
Tom J. Kazmierski (Abstract)
pp. 941
Wonyong Sung , Seoul National University
Soonhoi Ha , Seoul National University
pp. 945
J. A. Montiel-Nelson , University of Las Palmas de Gran Canaria
V. de Armas , University of Las Palmas de Gran Canaria
R. Sarmiento , University of Las Palmas de Gran Canaria
A. Nunez , University of Las Palmas de Gran Canaria
pp. 947
Jie Gong , Unified Design System Laboratory
Chih-Tung Chen , Unified Design System Laboratory
Kayhan Kucukcakar , Unified Design System Laboratory
pp. 949
Hideaki Kimura , NTT Access Network Systems Laboratories
Norihito Iyenaga , NTT Access Network Systems Laboratories
pp. 951
T. Riesgo , Universidad Politecnica de Madrid
Y. Torroja , Universidad Politecnica de Madrid
E. de la Torre , Universidad Politecnica de Madrid
J. Uceda , Universidad Politecnica de Madrid
pp. 955
Cristiana Bolchini , Dipartimento di Elettronica e Informazione
Fabio Salice , Dipartimento di Elettronica e Informazione
Donatella Sciuto , Dipartimento di Elettronica e Informazione
pp. 957
M. Svajda , Technical University of Brno
B. Straka , CEDO, Brno
H. Manhaeve , KHBO, Microelectronics Department, Oostende, Belgium
pp. 959
M. Wolf , Otto-von-Guericke-University of Magdeburg
U. Kleine , Otto-von-Guericke-University of Magdeburg
pp. 961
Anatoly Prihozhy , State University of Informatics and Radioelectronics of Belarus
pp. 963
Matthias Ringe , Robert Bosch GmbH
Thomas Lindenkreuz , Robert Bosch GmbH
Erich Barke , University of Hanover
pp. 965
Sumit Roy , Ambit Design Systems
Harm Arts , Ambit Design Systems
Prithviraj Banerjee , Northwestern University, USA
pp. 967
Bogdan G. Arsintescu , Delft University of Technology
Ralph H.J.M. Otten , Delft University of Technology
pp. 971
Irith Pomeranz , University of Iowa
Sudhakar M. Reddy , University of Iowa
pp. 973
Felix Nicoli , Universite de Provence
pp. 975
J.M. Mendias , Universidad Complutense de Madrid
R. Hermida , Universidad Complutense de Madrid
pp. 977
Satyamurthy Pullela , Monterey Design Systems, San Jose, CA
Rajendran Panda , Motorola Inc., Austin, TX
Abhijit Dharchoudhury , Motorola Inc., Austin, TX
Gopal Vija , Motorola Inc., Austin, TX
pp. 985
J. Velasco-Medina , Reliable Integrated Systems Group, TIMA/INPG
Th. Calin , Reliable Integrated Systems Group, TIMA/INPG
M. Nicolaidis , Reliable Integrated Systems Group, TIMA/INPG
pp. 987
Author Index (PDF)
pp. 989
4 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool