The Community for Technology Leaders
RSS Icon
Subscribe
Los Angeles, CA
June 5, 2000 to June 9, 2000
ISBN: 1-58113-1897-9
pp: 286-289
Malgorzata Marek-Sadowska , University of California, Santa Barbara
Peter Suaris , Mentor Graphics Corporation, Wilsonville, Oregon
Chung-Kuan Cheng , University of California, San Diego
Chih-Wei Chang , University of California, Santa Barbara
ABSTRACT
Timing convergence problem arises when the estimations made during logic synthesis can not be met during physical design. In this paper, an efficient rewiring engine is proposed to explore maximal freedom after placement. The most important feature of this approach is that the existing placement solution is left intact throughout the optimization. A linear time algorithm is proposed to detect functional symmetries in the Boolean network and is used as the basis for rewiring. Integration with an existing gate sizing algorithm further proves the effectiveness of our technique. Experimental results are very promising.
INDEX TERMS
nanotechnology, quantum cellular automata
CITATION
Malgorzata Marek-Sadowska, Peter Suaris, Chung-Kuan Cheng, Chih-Wei Chang, "Fast Post-Placement Rewiring using Easily Detectable Functional Symmetries", DAC, 2000, Design Automation Conference, Design Automation Conference 2000, pp. 286-289, doi:10.1109/DAC.2000.855320
22 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool