The Community for Technology Leaders
RSS Icon
Subscribe
Los Angeles, CA
June 5, 2000 to June 9, 2000
ISBN: 1-58113-1897-9
pp: 15-18
Patrick McNamara , PDF Solutions Inc., San Jose, CA
Phillip Schumaker , PDF Solutions Inc., San Jose, CA
Sharad Saxena , PDF Solutions Inc., San Jose, CA
Dale Coder , PDF Solutions Inc., San Jose, CA
Carlo Gaurdiani , PDF Solutions Inc., San Jose, CA
ABSTRACT
This paper presents a new statistical methodology to simulate the effect of both inter-die and intra-die variation on the electrical performance of analog integrated circuits. The main feature of this methodology is that it accounts for device mismatch by using a number of variables that is asymptotically constant in the limit of perfectly matching devices, and is typically close to the number of independent process factors normally used to account for inter-die process variations only. A unified model of process variation allows the effects of each source of variation and their joint impact to be estimated, thus providing designers more accurate analysis and variance optimization capability. State-of-the-art application examples demonstrate the accuracy and efficiency of this approach.
INDEX TERMS
fault modeling, fault simulation, hard faults, test vector generation
CITATION
Patrick McNamara, Phillip Schumaker, Sharad Saxena, Dale Coder, Carlo Gaurdiani, "An Asymptotically Constant, Linearly Bounded Methodology for the Statistical Simulation of Analog Circuits Including Component Mismatch Effects", DAC, 2000, Design Automation Conference, Design Automation Conference 2000, pp. 15-18, doi:10.1109/DAC.2000.855268
73 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool