|
| This Article | ||
| | ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
27th ACM/IEEE Design Automation Conference (DAC '90)
Orlando, FL, USA
June 24-June 28
ISBN: 0-89791-363-9
| ASCII Text | x | ||
| Chan, "Algorithms for library-specific sizing of combinational logic," Design Automation Conference, pp. 353-356, 27th ACM/IEEE Design Automation Conference (DAC '90), 1990. | |||
| BibTex | x | ||
| @article{ 10.1109/DAC.1990.114881, author = { Chan}, title = {Algorithms for library-specific sizing of combinational logic}, journal ={Design Automation Conference}, volume = {0}, year = {1990}, isbn = {0-89791-363-9}, pages = {353-356}, doi = {http://doi.ieeecomputersociety.org/10.1109/DAC.1990.114881}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - Design Automation Conference TI - Algorithms for library-specific sizing of combinational logic SN - 0-89791-363-9 SP353 EP356 A1 - Chan, PY - 1990 KW - library-specific sizing KW - combinational logic KW - cell library KW - logic elements KW - Boolean network KW - timing constraints KW - propagation delay KW - tree topology KW - pseudo-polynomial time algorithm KW - backtracking-based algorithm VL - 0 JA - Design Automation Conference ER - | |||
Examined is a problem of choosing the proper sizes from a cell library for the logic elements of a Boolean network to meet timing constraints on the propagation delay along every path from the primary input to the primary output. It is shown that, if the Boolean network has a tree topology, there exists a pseudo-polynomial time algorithm for finding the optimal solution to this problem. A backtracking-based algorithm for finding feasible solutions for networks that are not trees is also suggested and evaluated.
Index Terms:
library-specific sizing, combinational logic, cell library, logic elements, Boolean network, timing constraints, propagation delay, tree topology, pseudo-polynomial time algorithm, backtracking-based algorithm
Citation:
Chan, "Algorithms for library-specific sizing of combinational logic," dac, pp.353-356, 27th ACM/IEEE Design Automation Conference (DAC '90), 1990
Usage of this product signifies your acceptance of the Terms of Use.