This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 WRI World Congress on Computer Science and Information Engineering
Optimization and Implementation of H.264 Encoder on Symmetric Multi-processor Platform
Los Angeles, California USA
March 31-April 02
ISBN: 978-0-7695-3507-4
The H.264 video coding standard has achieved a significant improvement in coding efficiency over previous standards. However, the computational complexity of the H.264 encoder is increased drastically, which results practical difficulties in its implementation on the embedded platform. This paper presents two implementation techniques to optimize the H.264 encoder on the embedded symmetric multiprocessor architecture. We propose a coarse-grained functional partitioning method to balance the load of the encoder among the cores with small overhead of synchronization. On the other hand, we present a memory management optimization method to exploit the memory subsystem on the embedded platform effectively for the H.264 encoder. The experimental results demonstrate that, for the video sequences with VGA format, the performance of the optimized H.264 encoder is greatly improved.
Index Terms:
H.264, video coding, symmetric multi-processor, embedded system
Citation:
Kun Ouyang, Qing Ouyang, Zhengda Zhou, "Optimization and Implementation of H.264 Encoder on Symmetric Multi-processor Platform," csie, vol. 6, pp.265-269, 2009 WRI World Congress on Computer Science and Information Engineering, 2009
Usage of this product signifies your acceptance of the Terms of Use.