This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 WRI World Congress on Computer Science and Information Engineering
The Hardware Implementation of Byte Permutation Instruction of an Embedded Processor
Los Angeles, California USA
March 31-April 02
ISBN: 978-0-7695-3507-4
Traditional CPU instructions provide limited support to the byte permutation operation which is frequently used in the various symmetric encryption algorithms. Due to this reason, researcher Ruby B. Lee at Princeton University presented the byte permutation instructions and proved that the byte permutation instructions played an important role on improving the performance of cryptographic algorithms for general processors. Our attention is emphasized at the hardware implementation of the byte permutation instruction, and we present a byte permutation functional unit which is validated on FPGA of ALTERA’s Cyclone EP1C12Q240C6N. In the end, we present the throughput of the AES algorithm on the hardware implementation. And it is proved that the throughput is nine times higher than the available hardware implementation of AES on a universal architecture.
Index Terms:
Cryptographic algorithm, bit permutation operation, functional unit, FPGA validation
Citation:
Jing Liang, Qin Wang, "The Hardware Implementation of Byte Permutation Instruction of an Embedded Processor," csie, vol. 3, pp.465-469, 2009 WRI World Congress on Computer Science and Information Engineering, 2009
Usage of this product signifies your acceptance of the Terms of Use.