This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 WRI World Congress on Computer Science and Information Engineering
Design Methods of Multi-DSP Parallel Processing System
Los Angeles, California USA
March 31-April 02
ISBN: 978-0-7695-3507-4
In this paper, the cascaded topology of Multi-Digital Signal Processor (DSP) parallel processing system is presented, and the common architecture for multi-DSP parallel systems is summarized. In addition, according to the features of Field Programmable Gate Array (FPGA) and DSP, a parallel system based on 2-level bus structure has been proposed. Two parallel systems, respectively based on TMS320C641x and TS201, have been realized too. Having compared their advantages and performances, we finally conclude the design methods of multi-DSP parallel processing system.
Index Terms:
Parallel processing, multi-DSP, real-time processing, hardware architecture
Citation:
Wei Wu, Jun Wang, Wei Li, Wenhao Zhang, "Design Methods of Multi-DSP Parallel Processing System," csie, vol. 3, pp.458-464, 2009 WRI World Congress on Computer Science and Information Engineering, 2009
Usage of this product signifies your acceptance of the Terms of Use.