This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 WRI World Congress on Computer Science and Information Engineering
Mapping N-Port Memory with Dual-Port Array
Los Angeles, California USA
March 31-April 02
ISBN: 978-0-7695-3507-4
It has become clear that on-chip storage is criticalfor most applications on FPGAs. In order to utilize onchip storage efficiently, scholars have done some researches on implementing user memory models with embedded single-port and dual-port arrays. Their work is based on the assumption that user memory models are either single-port or dual-port. However, in some applications, user memory models require 3 or more than 3 ports. Thus, we propose a novel mapping technique in this paper. The principle of this mapping technique is to interleave dual-port arrays to create Nport memory mapping. Data in different arrays can be accessed simultaneously while accessing the same array at the same time will cause conflict. In order to reduce conflict, we use block access mode in our design. Besides, port importance hierarchy is proposed for flexible conflict handling. Experiment results that,compared to the use of distributed rams, our design is a better choice to implement N-port memory.
Citation:
Gu Yijun, Wang Zuo, "Mapping N-Port Memory with Dual-Port Array," csie, vol. 3, pp.444-447, 2009 WRI World Congress on Computer Science and Information Engineering, 2009
Usage of this product signifies your acceptance of the Terms of Use.