This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 WRI World Congress on Computer Science and Information Engineering
The Implementation of Low-Power CAM with Fully Adiabatic Driving for Large Node Capacitances
Los Angeles, California USA
March 31-April 02
ISBN: 978-0-7695-3507-4
An adiabatic 32X32 content-addressable memory (CAM) are designed in this paper, which consists of a CAM storage-cell array, address decoders, bit-lines drivers, and match-line driving circuits. All circuits except for CAM storage cells and driving control circuits for match lines are realized using CPAL (Complementary Pass-Transistor Adiabatic Logic) circuits. The charge of large node capacitances on match lines, bit lines, word lines, and address lines is well recovered in fully adiabatic manner. For comparison, a conventional 32X32 CAM is also implemented using the similar structure. The two CAM cores have been integrated in a test chip with Chartered 0.35um CMOS process. Based on the post-layout simulations, the adiabatic CAM can work very well, and it attains about 86% energy saves compared to the conventional CMOS implementation at 100MHz.
Index Terms:
Content-addressable memories, Adiabatic circuits, Low power
Citation:
Qingbo Xu, Lifang Ye, Jianping Hu, Lijun Huang, "The Implementation of Low-Power CAM with Fully Adiabatic Driving for Large Node Capacitances," csie, vol. 3, pp.413-417, 2009 WRI World Congress on Computer Science and Information Engineering, 2009
Usage of this product signifies your acceptance of the Terms of Use.