This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 WRI World Congress on Computer Science and Information Engineering
Design of A Low-Power-Consumption and High-Performance Sigma-Delta Modulator
Los Angeles, California USA
March 31-April 02
ISBN: 978-0-7695-3507-4
Based on the switched-capacitor discrete time sampling technique in 0.18um CMOS technology, a modified single loop 3rd order sigma-delta modulator used for a resolution of 16bit sigma-delta ADC was proposed. The analysis of sigma-delta modulator structures and the design flow were given. The method to design NTF and the principle to determine the index of circuit module were also introduced. The modulator is proved to be robustness, the high performance in stability, anti- mismatch, chip area, and the power consumption is only 2.6mw when the power supply is 2.8V.
Index Terms:
sigma-delta modulators; structure of modul- ators; index of circuit module
Citation:
Chen Yueyang, Zhong Shun'an, Dang Hua, "Design of A Low-Power-Consumption and High-Performance Sigma-Delta Modulator," csie, vol. 3, pp.375-379, 2009 WRI World Congress on Computer Science and Information Engineering, 2009
Usage of this product signifies your acceptance of the Terms of Use.