This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 WRI World Congress on Computer Science and Information Engineering
Implementation and Quantitative Analysis of a Shared-Memory Based Parallel Server Architecture for Aerospace Information Exchange Applications
Los Angeles, California USA
March 31-April 02
ISBN: 978-0-7695-3507-4
This paper focuses on the implementation and quantitative analysis of a high-performance parallel processing aerospace information server. An innovative model of software architecture is provided to effectively utilize the computational power of a parallel server platform for efficient, on-demand aerospace information exchange through the Internet. This is a representative application for servers whose features are common to the classical client-server model. The server architecture supports thread, core, and/or processor-level parallel processing for high performance computing. Memory devices (i.e. cache memory, main memory, and secondary memory) are either shared or distributed among the computational units. Such features facilitate our study of identifying and overcoming the architectural bottlenecks of current commercial server configurations.
Index Terms:
Aerospace, quantitative analysis, high performance server, parallel processing, bottleneck, runtime, tuple space, hashing, wavelet compression, image transmission
Citation:
A. Alegre, S. Beltran, J. Estrada, A. Milshteyn, C. Liu, H. Boussalis, "Implementation and Quantitative Analysis of a Shared-Memory Based Parallel Server Architecture for Aerospace Information Exchange Applications," csie, vol. 3, pp.359-363, 2009 WRI World Congress on Computer Science and Information Engineering, 2009
Usage of this product signifies your acceptance of the Terms of Use.