This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 WRI World Congress on Computer Science and Information Engineering
Design a New Type PWM Peripherals in Nios II
Los Angeles, California USA
March 31-April 02
ISBN: 978-0-7695-3507-4
Nios II is the soft-core 32 bits RISC processor of the Altera Corporation which can be implied in its FPGA. Users can design their own peripherals accord with Avalon Bus specification in Nios II system. A new design method for Plus Width Module (PWM) peripheral is presented, which is completed by Verilog HDL. Comparing to the common PWM module, this new PWM module use the hardware units(logic elements in FPGAs) to calculate the counts of the frequency and the duty cycle, the software only write the period (Hz units) to the period register and the duty cycle (% units) to its register. This presented peripheral for the Nios II system is used successfully in FPGA, and the CPU's runtime can be saved effectively.
Index Terms:
PWM, Avalon Bus, Nios II, Verilog HDL
Citation:
Yang Xu, Min Xiang, "Design a New Type PWM Peripherals in Nios II," csie, vol. 2, pp.442-446, 2009 WRI World Congress on Computer Science and Information Engineering, 2009
Usage of this product signifies your acceptance of the Terms of Use.