This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 Asian Test Symposium
Functional Built-In Delay Binning and Calibration Mechanism for On-Chip at-Speed Self Test
Taichung, Taiwan
November 23-November 26
ISBN: 978-0-7695-3864-8
The self wide-range (26%~76%), fine-scale (34ps) duty cycle adjustment technique with high-precision (28ps) calibration circuit are proposed for at-speed delay test and performance binning. Test chip DFT strategies are validated fully function work by instruments and HOY wireless test system.
Citation:
Chen-I Chung, Jyun-Sian Jhou, Ching-Hwa Cheng, Sih-Yan Li, "Functional Built-In Delay Binning and Calibration Mechanism for On-Chip at-Speed Self Test," ats, pp.163-168, 2009 Asian Test Symposium, 2009
Usage of this product signifies your acceptance of the Terms of Use.