|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
Sixth Asian Test Symposium (ATS'97)
ATREX : Design for Testability System for Mega Gate LSIs
Akita, JAPAN
November 17-November 18
ISBN: 0-8186-8209-4
| ASCII Text | x | ||
| Michiaki Emori, Junko Kumagai, Koichi Itaya, Takashi Aikyo, Tomoko Anan, Junichi Niimi, "ATREX : Design for Testability System for Mega Gate LSIs," 2012 IEEE 21st Asian Test Symposium, pp. 126, Sixth Asian Test Symposium (ATS'97), 1997. | |||
| BibTex | x | ||
| @article{ 10.1109/ATS.1997.643947, author = {Michiaki Emori and Junko Kumagai and Koichi Itaya and Takashi Aikyo and Tomoko Anan and Junichi Niimi}, title = {ATREX : Design for Testability System for Mega Gate LSIs}, journal ={2012 IEEE 21st Asian Test Symposium}, volume = {0}, year = {1997}, issn = {1081-7735}, pages = {126}, doi = {http://doi.ieeecomputersociety.org/10.1109/ATS.1997.643947}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - 2012 IEEE 21st Asian Test Symposium TI - ATREX : Design for Testability System for Mega Gate LSIs SN - 1081-7735 SP EP A1 - Michiaki Emori, A1 - Junko Kumagai, A1 - Koichi Itaya, A1 - Takashi Aikyo, A1 - Tomoko Anan, A1 - Junichi Niimi, PY - 1997 KW - Design for Testabilty VL - 0 JA - 2012 IEEE 21st Asian Test Symposium ER - | |||
We propose a Design for Testability System for Mega Gate LSIs. This system meets various demands of designers, because this system has high flexibility. We show the flexibility by introducing some example of circuit insertion which is supported by the system.
Index Terms:
Design for Testabilty
Citation:
Michiaki Emori, Junko Kumagai, Koichi Itaya, Takashi Aikyo, Tomoko Anan, Junichi Niimi, "ATREX : Design for Testability System for Mega Gate LSIs," ats, pp.126, Sixth Asian Test Symposium (ATS'97), 1997
Usage of this product signifies your acceptance of the Terms of Use.
