This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Sixth Asian Test Symposium (ATS'97)
ATREX : Design for Testability System for Mega Gate LSIs
Akita, JAPAN
November 17-November 18
ISBN: 0-8186-8209-4
Michiaki Emori, Fujitsu Limited
Junko Kumagai, Fujitsu Limited
Koichi Itaya, Fujitsu Limited
Takashi Aikyo, Fujitsu Limited
Tomoko Anan, Fujitsu Lsi Tecnology Limited
Junichi Niimi, Fujitsu Lsi Tecnology Limited
We propose a Design for Testability System for Mega Gate LSIs. This system meets various demands of designers, because this system has high flexibility. We show the flexibility by introducing some example of circuit insertion which is supported by the system.
Index Terms:
Design for Testabilty
Citation:
Michiaki Emori, Junko Kumagai, Koichi Itaya, Takashi Aikyo, Tomoko Anan, Junichi Niimi, "ATREX : Design for Testability System for Mega Gate LSIs," ats, pp.126, Sixth Asian Test Symposium (ATS'97), 1997
Usage of this product signifies your acceptance of the Terms of Use.