|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
Fifth Asian Test Symposium (ATS'96)
On Design of Fail-Safe Cellular Arrays
Hsinchu, TAIWAN
November 20-November 22
ISBN: 0-8186-7478-4
| ASCII Text | x | ||
| Naotake Kamiura, Yutaka Hata, Kazuharu Yamato, "On Design of Fail-Safe Cellular Arrays," 2012 IEEE 21st Asian Test Symposium, pp. 107, Fifth Asian Test Symposium (ATS'96), 1996. | |||
| BibTex | x | ||
| @article{ 10.1109/ATS.1996.555145, author = {Naotake Kamiura and Yutaka Hata and Kazuharu Yamato}, title = {On Design of Fail-Safe Cellular Arrays}, journal ={2012 IEEE 21st Asian Test Symposium}, volume = {0}, year = {1996}, issn = {1081-7735}, pages = {107}, doi = {http://doi.ieeecomputersociety.org/10.1109/ATS.1996.555145}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - 2012 IEEE 21st Asian Test Symposium TI - On Design of Fail-Safe Cellular Arrays SN - 1081-7735 SP EP A1 - Naotake Kamiura, A1 - Yutaka Hata, A1 - Kazuharu Yamato, PY - 1996 KW - fail-safe logic system KW - cellular array KW - Binary Decision Diagram and switch cell VL - 0 JA - 2012 IEEE 21st Asian Test Symposium ER - | |||
In this paper, we discuss the design of a fail-safe cellular array composed of switch cells. First, we show the design method using a binary decision diagram. Next, we assume stuck-at faults of switch cells to be fault models and discuss the fail-safe property for our array. For all the single faults and part of the multiple faults, our array keeps the fail-safe property. Next, for our arrays realizing randomly generated functions, we derive the ratio of the number of double faults that never break the fail-safe property to the total number of double faults. Finally, in order to demonstrate the advantages of our array, we compare our array with other arrays.
Index Terms:
fail-safe logic system, cellular array, Binary Decision Diagram and switch cell
Citation:
Naotake Kamiura, Yutaka Hata, Kazuharu Yamato, "On Design of Fail-Safe Cellular Arrays," ats, pp.107, Fifth Asian Test Symposium (ATS'96), 1996
Usage of this product signifies your acceptance of the Terms of Use.