|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
Ninth IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'03)
A New Class of Asynchronous A/D Converters Based on Time Quantization
Vancouver, B.C., Canada
May 12-May 15
ISBN: 0-7695-1898-2
| ASCII Text | x | ||
| E. Allier, G. Sicard, L. Fesquet, M. Renaudin, "A New Class of Asynchronous A/D Converters Based on Time Quantization," 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems, pp. 196, Ninth IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'03), 2003. | |||
| BibTex | x | ||
| @article{ 10.1109/ASYNC.2003.1199179, author = {E. Allier and G. Sicard and L. Fesquet and M. Renaudin}, title = {A New Class of Asynchronous A/D Converters Based on Time Quantization}, journal ={2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems}, volume = {0}, year = {2003}, issn = {1522-8681}, pages = {196}, doi = {http://doi.ieeecomputersociety.org/10.1109/ASYNC.2003.1199179}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems TI - A New Class of Asynchronous A/D Converters Based on Time Quantization SN - 1522-8681 SP EP A1 - E. Allier, A1 - G. Sicard, A1 - L. Fesquet, A1 - M. Renaudin, PY - 2003 KW - null VL - 0 JA - 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems ER - | |||
This work is a contribution to a drastic change in standard signal processing chains. The main objective is to reduce the power consumption by one or two orders of magnitude. Integrated Smart Devices and Communicating Objects are application domains targeted by this work. In this context, we present a new class of Analog-to-Digital Converters (ADCs), based on an irregular sampling of the analog signal, and an asynchronous design. Because they are not conventional, a complete design methodology is presented. It determines their characteristics given the required Effective Number of Bits and the analog signal properties. It is shown that our approach leads to a significant reduction in terms of hardware complexity and power consumption. A prototype has been designed for speech applications, using the STMicroelectronics 0.18-?m CMOS technology. Electrical simulations prove that the Factor of Merit is increased by more than one order of magnitude compared to synchronous Nyquist ADCs.
Citation:
E. Allier, G. Sicard, L. Fesquet, M. Renaudin, "A New Class of Asynchronous A/D Converters Based on Time Quantization," async, pp.196, Ninth IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.
