loading...
  • A
  • ARVLSI
  • 1995
  • 16th Conference on Advanced Research in VLSI (ARVLSI'95)
Advanced Search 
16th Conference on Advanced Research in VLSI (ARVLSI'95)
Chapel Hill, North Carolina
March 27-March 29
ISBN: 0-8186-7047-9
Table of Contents
Invited Presentation
CAD for Embedded System Design
Session I: VLSI Architecture, Chair: John Poulton
P.M. Kogge, Dept. of Comput. Sci. & Eng., Notre Dame Univ., IN, USA
T. Sunaga, Dept. of Comput. Sci. & Eng., Notre Dame Univ., IN, USA
H. Miyataka, Dept. of Comput. Sci. & Eng., Notre Dame Univ., IN, USA
K. Kitamura, Dept. of Comput. Sci. & Eng., Notre Dame Univ., IN, USA
E. Retter, Dept. of Comput. Sci. & Eng., Notre Dame Univ., IN, USA
pp. 4
H.H. Cat, Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
M. Lee, Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
B. Buchanan, Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
D.S. Wills, Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
M. Brooke, Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
N.M. Jokerst, Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
pp. 17
Session II: Asynchronous Design, Chair: Scott Wills
C.J. Myers, Stanford Univ., CA, USA
T.G. Rokicki, Stanford Univ., CA, USA
T.H.-Y. Meng, Stanford Univ., CA, USA
pp. 42
R.M. Fuhrer, Dept. of Comput. Sci., Columbia Univ., New York, NY, USA
B. Lin, Dept. of Comput. Sci., Columbia Univ., New York, NY, USA
S.M. Nowick, Dept. of Comput. Sci., Columbia Univ., New York, NY, USA
pp. 59
E. Brunvand, Dept. of Comput. Sci., Utah Univ., Salt Lake City, UT, USA
pp. 76
Jae-Tack Yoo, Dept. of Comput. Sci., Utah Univ., Salt Lake City, UT, USA
G. Gopalakrishnan, Dept. of Comput. Sci., Utah Univ., Salt Lake City, UT, USA
K.F. Smith, Dept. of Comput. Sci., Utah Univ., Salt Lake City, UT, USA
V.J. Mathews, Dept. of Comput. Sci., Utah Univ., Salt Lake City, UT, USA
pp. 91
Session III: Circuits, Chair: Tom Knight
G. Cauwenberghs, Dept. of Electr. & Comput. Eng., Johns Hopkins Univ., Baltimore, MD, USA
pp. 108
H. Lindkvist, Dept. of Comput. Eng., Lund Univ., Sweden
P. Andersson, Dept. of Comput. Eng., Lund Univ., Sweden
pp. 121
G.C. Moyer, Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA
M. Clements, Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA
Wentai Liu, Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA
T. Schaffer, Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA
R.K. Cavin, III, Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA
pp. 131
Rapid Single-Flux-Quantum Logic: A New Family of Ultrafast Superconductor Digital Circuits
Session lV: Miscellaneous, Chair: Alain Martin
H. Dhanesha, Center for Integrated Syst., Stanford Univ., CA, US
K. Falakshahi, Center for Integrated Syst., Stanford Univ., CA, US
M. Horowitz, Center for Integrated Syst., Stanford Univ., CA, US
pp. 150
J. Lazzaro, Comput. Sci. Div., California Univ., Berkeley, CA, USA
J. Wawrzynek, Comput. Sci. Div., California Univ., Berkeley, CA, USA
pp. 158
Session V: Layout, Chair: Neil Weste
L.M. Monier, Western Res. Lab., Digital Equipment Corp., Palo Alto, CA, USA
R.W. Haddad, Western Res. Lab., Digital Equipment Corp., Palo Alto, CA, USA
J. Dion, Western Res. Lab., Digital Equipment Corp., Palo Alto, CA, USA
pp. 172
S. Rekhi, Mississippi State Univ., MS, USA
J.D. Trotter, Mississippi State Univ., MS, USA
pp. 185
X. Cai, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
K. Nabors, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
J. White, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
pp. 200
Session VI: Image Sensors, Chair: Bryan Ackland
A. Dickinson, AT&T Bell Labs., Holmdel, NJ, USA
B. Ackland, AT&T Bell Labs., Holmdel, NJ, USA
E.-S. Eid, AT&T Bell Labs., Holmdel, NJ, USA
D. Inglis, AT&T Bell Labs., Holmdel, NJ, USA
E.R. Fossum, AT&T Bell Labs., Holmdel, NJ, USA
pp. 214
A.G. Andreou, Dept. of Electr. & Comput. Eng., Johns Hopkins Univ., Baltimore, MD, USA
K.A. Boahen, Dept. of Electr. & Comput. Eng., Johns Hopkins Univ., Baltimore, MD, USA
pp. 225
T.G. Morris, Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
D.M. Wilson, Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
P. DeWeerth, Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
pp. 241
Session VII: Optimization, Chair: Kurt Keutzer
Huy Nguyen, Sch. of Electr. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
A. Chatterjee, Sch. of Electr. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
pp. 258
S.Y. Liao, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
S. Devadas, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
K. Keutzer, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
pp. 272
T.J. Stanley, Adv. Comput. Archit. Lab., Michigan Univ., Ann Arbor, MI, USA
T. Mudge, Adv. Comput. Archit. Lab., Michigan Univ., Ann Arbor, MI, USA
pp. 286
Design of Low-Power Portable Systems
Session VIII: System Timing, Chair: Alex Ishii
L.R. Dennison, Artificial Intelligence Lab., MIT, Cambridge, MA, USA
W.J. Dally, Artificial Intelligence Lab., MIT, Cambridge, MA, USA
D. Xanthopoulos, Artificial Intelligence Lab., MIT, Cambridge, MA, USA
pp. 304
G.A. Pratt, Comput. Sci. Lab., MIT, Cambridge, MA, USA
J. Nguyen, Comput. Sci. Lab., MIT, Cambridge, MA, USA
pp. 316
Kei-Yong Khoo, Integrated Circuits & Syst. Lab., California Univ., Los Angeles, CA, USA
A.N. Willson, Jr., Integrated Circuits & Syst. Lab., California Univ., Los Angeles, CA, USA
pp. 331
C. Ebeling, Dept. of Comput. Sci. & Eng., Washington Univ., Seattle, WA, USA
B. Lockyear, Dept. of Comput. Sci. & Eng., Washington Univ., Seattle, WA, USA
pp. 342
Session IX: CAD, Chair: Srinivas Devadas
T. Stanion, Dept. of Electr. Eng., Washington Univ., USA
C. Sechen, Dept. of Electr. Eng., Washington Univ., USA
pp. 358
K.N. Lalgudi, Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA
M.C. Papaefthymiou, Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA
pp. 368
S. Hauck, Dept. of Comput. Sci. & Eng., Washington Univ., Seattle, WA, USA
G. Borriello, Dept. of Comput. Sci. & Eng., Washington Univ., Seattle, WA, USA
pp. 383
Session X: Low-Power Design, Chair: Rich Brown
S.G. Younis, Artificial Intelligence Lab., MIT, Cambridge, MA, USA
T.F. Knight, Jr., Artificial Intelligence Lab., MIT, Cambridge, MA, USA
pp. 404
W.C. Athas, Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA
N. Tzartzanis, Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA
pp. 415
J. Monteiro, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
J. Rinderknecht, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
S. Devadas, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
A. Ghosh, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
pp. 430
3-Dimensional Packaging for VLSI Systems
Usage of this product signifies your acceptance of the Terms of Use.