CSDL - Proceedings A

Program Committee (PDF)

pp. x

Steering Committee / Symposium Committee (PDF)

pp. xi

Reviewers (PDF)

pp. xii

Session 1: Keynote Talk

The Return of Silicon Efficiency (PDF)

Simon Knowles

pp. 3

Session 2: Basic Arithmetic Operations I

Serial Parallel Multiplier Design in Quantum-dot Cellular Automata (Abstract)

Heumpil Cho, Qualcomm, Inc.

Earl E. Jr. Swartzlander, University of Texas at Austin

pp. 7-15

PDF

Robust Energy-Efficient Adder Topologies (Abstract)

Dinesh Patil, Stanford University

Omid Azizi, Stanford University

Mark Horowitz, Stanford University

Ron Ho, Sun Microsystems

Rajesh Ananthraman, nVidia Inc.

pp. 16-28

PDF

Session 3: Decimal Floating Point

A Software Implementation of the IEEE 754R Decimal Floating-Point Arithmetic Using the Binary Encoding Format (Abstract)

Marius Cornea, Intel Corporation

Cristina Anderson, Intel Corporation

John Harrison, Intel Corporation

Ping Tak Peter Tang, Intel Corporation

Eric Schneider, Intel Corporation

Charles Tsen, University of Wisconsin

pp. 29-37

PDF

Solving Constraints on the Intermediate Result of Decimal Floating-Point Operations (Abstract)

Merav Aharoni, IBM Research Lab in Haifa

Ron Maharik, IBM Research Lab in Haifa

Abraham Ziv, IBM Research Lab in Haifa

pp. 38-45

PDF

Decimal Floating-Point Multiplication Via Carry-Save Addition (Abstract)

Mark A. Erle, International Business Machines

Michael J. Schulte, University of Wisconsin, Madison

Brian J. Hickmann, University of Wisconsin, Madison

pp. 46-55

PDF

Decimal Floating-Point Adder and Multifunction Unit with Injection-Based Rounding (Abstract)

Liang-Kai Wang, University of Wisconsin-Madison

Michael J. Schulte, University of Wisconsin-Madison

pp. 56-68

PDF

Session 4: Floating Point Implementation

A New Architecture For Multiple-Precision Floating-Point Multiply-Add Fused Unit Design (Abstract)

Libo Huang, National University of Defense Technology

Li Shen, National University of Defense Technology

Kui Dai, National University of Defense Technology

Zhiying Wang, National University of Defense Technology

pp. 69-76

PDF

P6 Binary Floating-Point Unit (Abstract)

Son Dao Trong, IBM Server Division

Martin Schmookler, IBM Server Division

Eric. M. Schwarz, IBM Server Division

Michael Kroener, IBM Server Division

pp. 77-86

PDF

Design of the ARM VFP11 Divide and Square Root Synthesisable Macrocell (Abstract)

Neil Burgess, Cardiff University, UK

Chris N. Hinds, ARM Ltd., UK

pp. 87-96

PDF

Session 5: Crypto Algorithms

An Algorithm for the nt Pairing Calculation in Characteristic Three and its Hardware Implementation (Abstract)

Jean-Luc Beuchat, University of Tsukuba, Japan

Masaaki Shirase, Future University-Hakodate, Japan

Tsuyoshi Takagi, Future University-Hakodate, Japan

Eiji Okamoto, University of Tsukuba, Japan

pp. 97-104

PDF

An Algorithm for Inversion in GF(2^m) Suitable for Implementation Using a Polynomial Multiply Instruction on GF(2) (Abstract)

Katsuki Kobayashi, Nagoya University

Naofumi Takagi, Nagoya University

Kazuyoshi Takagi, Nagoya University

pp. 105-112

PDF

Asymmetric Squaring Formulae (Abstract)

Jaewook Chung, University of Waterloo, Ontario, Canada

M. Anwar Hasan, University of Waterloo, Ontario, Canada

pp. 113-122

PDF

Spectral Modular Exponentiation (Abstract)

Gokay Saldamli, Samsung Electronics, Korea

Cetin K. Koc, Oregon State University

pp. 123-132

PDF

Session 6: Various Topics

Worst Cases of a Periodic Function for Large Arguments (Abstract)

Guillaume Hanrot, INRIA/LORIA, France

Vincent Lefevre, INRIA/LIP, France

Damien Stehle, CNRS/LIP, France

Paul Zimmermann, INRIA/LORIA, France

pp. 133-140

PDF

How to Ensure a Faithful Polynomial Evaluation with the Compensated Horner Algorithm (Abstract)

Philippe Langlois, Universite de Perpignan, DALI Research Team

Nicolas Louvet, Universite de Perpignan, DALI Research Team

pp. 141-149

PDF

Accurate Multiple-Precision Gauss-Legendre Quadrature (Abstract)

Laurent Fousse, Universit? Henri-Poincar? Nancy 1

pp. 150-160

PDF

Session 7: Elementary Functions

Return of the hardware floating-point elementary function (Abstract)

Jeremie Detrey, LIP, Ecole Normale Superieure de Lyon, France

Florent de Dinechin, LIP, Ecole Normale Superieure de Lyon, France

Xavier Pujol, LIP, Ecole Normale Superieure de Lyon, France

pp. 161-168

PDF

Efficient polynomial L-approximations (Abstract)

Nicolas Brisebarre, LaMUSE, Universite J. Monnet, Cedex, France

Sylvain Chevillard, LIP (CNRS/ENS Lyon/INRIA/Univ. Lyon 1), France

pp. 169-176

PDF

Floating-point L^2 -approximations to functions (Abstract)

Nicolas Brisebarre, Universite de Saint- Etienne - LaMUSE, France

Guillaume Hanrot, INRIA - LORIA, Projet CACAO, Nancy Cedex, France

pp. 177-186

PDF

Session 8: Floating Point Issues and Operations

Formal Verification of Floating-Point Programs (Abstract)

Sylvie Boldo, INRIA Futurs

Jean-Christophe Filliatre, CNRS

pp. 187-194

PDF

A New Family of High.Performance Parallel Decimal Multipliers (Abstract)

Alvaro Vazquez, University of Santiago de Compostela

Elisardo Antelo, University of Santiago de Compostela

Paolo Montuschi, Politecnico di Torino, Italy

pp. 195-204

PDF

Optimistic Parallelization of Floating-Point Accumulation (Abstract)

Nachiket Kapre, California Institute of Technology

Andre DeHon, University of Pennsylvania

pp. 205-216

PDF

Session 9: Modular Operations

Modular Multiplication using Redundant Digit Division (Abstract)

Ping Tak Peter Tang, Intel Corporation

pp. 217-224

PDF

Fast Modular Reduction (Abstract)

William Hasenplaugh, Intel

Gunnar Gaubatz, Intel

Vinodh Gopal, Intel

pp. 225-229

PDF

Montgomery Reduction Algorithm for Modular Multiplication Using Low-Weight Polynomial Form Integers (Abstract)

Jaewook Chung, University of Waterloo, Ontario, Canada

M. Anwar Hasan, University of Waterloo, Ontario, Canada

pp. 230-239

PDF

Efficient Method for Magnitude Comparison in RNS Based on Two Pairs of Conjugate Moduli (Abstract)

Leonel Sousa, INESC-ID/IST, TULisbon, Portugal

pp. 240-250

PDF

Session 10: Basic Arithmetic Operations II

Performing Advanced Bit Manipulations Efficiently in General-Purpose Processors (Abstract)

Yedidya Hilewitz, Princeton University

Ruby B. Lee, Princeton University

pp. 251-260

PDF

Multiplication by a Constant is Sublinear (Abstract)

Vassil Dimitrov, University of Calgary

Laurent Imbert, LIRMM, Univ. Montpellier 2, CNRS, Montpellier, France

Andrew Zakaluzny, University of Calgary

pp. 261-268

PDF

Author Index

Author Index (PDF)

pp. 269