|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
2010 Asia-Pacific Conference on Wearable Computing Systems
Performance Analysis of Low Power Null Convention Logic Units with Power Cutoff
Shenzhen, China
April 17-April 18
ISBN: 978-0-7695-4003-0
| ASCII Text | x | ||
| Xuguang Guan, Yu Liu, Yintang Yang, "Performance Analysis of Low Power Null Convention Logic Units with Power Cutoff," Wearable Computing Systems, Asia-Pacific Conference on, pp. 55-58, 2010 Asia-Pacific Conference on Wearable Computing Systems, 2010. | |||
| BibTex | x | ||
| @article{ 10.1109/APWCS.2010.21, author = {Xuguang Guan and Yu Liu and Yintang Yang}, title = {Performance Analysis of Low Power Null Convention Logic Units with Power Cutoff}, journal ={Wearable Computing Systems, Asia-Pacific Conference on}, volume = {0}, year = {2010}, isbn = {978-0-7695-4003-0}, pages = {55-58}, doi = {http://doi.ieeecomputersociety.org/10.1109/APWCS.2010.21}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - Wearable Computing Systems, Asia-Pacific Conference on TI - Performance Analysis of Low Power Null Convention Logic Units with Power Cutoff SN - 978-0-7695-4003-0 SP55 EP58 A1 - Xuguang Guan, A1 - Yu Liu, A1 - Yintang Yang, PY - 2010 KW - asynchronous circuits KW - null convention logic KW - low power KW - power cutoff KW - threshold gates VL - 0 JA - Wearable Computing Systems, Asia-Pacific Conference on ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/APWCS.2010.21
Null convention logic units are the most important logic units in asynchronous circuits. This paper proposes a new realization of null convention logic unit based on semi-static threshold gates. Through adding a cutoff transistor into the pull-up path, the leakage current can be greatly decreased, which can resolve the issue of leakage current increment in deep submicron technology. Comparisons are made on delay, area, power consumption as well as working speed with the conventional logic units. One bit asynchronous adder and basic gates are realized based on the proposed null convention logic unit and comparisons are made on performance and power consumption. Results have shown that the new null convention logic unit has significant decrements in dynamic and static power consumption. Dynamic power consumption of TH33 gate has decreased by 13.6%, and 72.9% to the static power consumption. The newly design proposal can satisfy the requirement of low power asynchronous design.
Index Terms:
asynchronous circuits, null convention logic, low power, power cutoff, threshold gates
Citation:
Xuguang Guan, Yu Liu, Yintang Yang, "Performance Analysis of Low Power Null Convention Logic Units with Power Cutoff," apwcs, pp.55-58, 2010 Asia-Pacific Conference on Wearable Computing Systems, 2010
Usage of this product signifies your acceptance of the Terms of Use.
