This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Nanocomputing: Small Devices, Large Dependability Challenges
January/February 2012 (vol. 10 no. 1)
pp. 69-72
ASCII Text
x 
 
Jean Arlat, Zbigniew Kalbarczyk, Takashi Nanya, "Nanocomputing: Small Devices, Large Dependability Challenges," IEEE Security & Privacy, vol. 10, no. 1, pp. 69-72, January/February, 2012.
 
 
BibTex
x
 
@article{ 10.1109/MSP.2012.17,
author = {Jean Arlat and Zbigniew Kalbarczyk and Takashi Nanya},
title = {Nanocomputing: Small Devices, Large Dependability Challenges},
journal ={IEEE Security & Privacy},
volume = {10},
number = {1},
issn = {1540-7993},
year = {2012},
pages = {69-72},
doi = {http://doi.ieeecomputersociety.org/10.1109/MSP.2012.17},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - MGZN
JO - IEEE Security & Privacy
TI - Nanocomputing: Small Devices, Large Dependability Challenges
IS - 1
SN - 1540-7993
SP69
EP72
EPD - 69-72
A1 - Jean Arlat,
A1 - Zbigniew Kalbarczyk,
A1 - Takashi Nanya,
PY - 2012
KW - nanocomputing
KW - fault tolerance
KW - dependable computing
KW - computer security
VL - 10
JA - IEEE Security & Privacy
ER -
 
Jean Arlat, LAAS-CNRS
Zbigniew Kalbarczyk, University of Illinois
The evolution of silicon technologies toward nanoscale dimensions raises serious challenges regarding both dependability and security. This article briefly examines these challenges and offers some perspectives on how they might be met.

1. W. Haensch et al., "Silicon CMOS Devices beyond Scaling," IBM J. Research & Development, vol. 50, nos. 4–5, 2006, pp. 339–361.
2. T. Nakura, K. Nose, and M. Mizuno, "Fine-Grain Redundant Logic Using Defect-Prediction Flip-Flops," Digest of Technical Papers, IEEE Int'l Solid-State Circuits Conf. (ISSCC 07), IEEE Press, 2007, pp. 402–403 & 611.
3. M. Mason, "Cosmic Rays Damage Automotive Electronics," EE Times,31 May 2006; www.eetimes.com/design/automotive-design/ 4011077Cosmic-rays-damage-automotive-electronics .
4. N.D.P. Avirneni, V. Subramanian, and A.K. Somani, "Low Overhead Soft Error Mitigation Techniques for High-Performance and Aggressive Systems," Proc. 2009 IEEE/IFIP Conf. Dependable Systems & Networks (DSN 09), IEEE Press, 2009, pp. 185–194.
5. C. Constantinescu, "Impact of Intermittent Faults on Nanocomputing Devices," Proc. 2007 IEEE/IFIP Conf. Dependable Systems & Networks (DSN 07), supplemental vol., IEEE Press, 2007, pp. 238–241.
6. R. Iyer et al., "Toward Application-Aware Security and Reliability," IEEE Security & Privacy, vol. 5, no. 1, 2007, pp. 64–69.
7. Y. Laarouchi et al., "Connecting Commercial Computers to Avionics Systems," Proc. 2009 IEEE/AIAA Digital Avionics Systems Conf. (DASC 09), IEEE Press, 2009, pp. 6.D.1-1–6.D.1-9.
8. F. Lone Sang et al., "Exploiting an I/OMMU Vulnerability," Proc. 5th Int'l Conf. Malicious and Unwanted Software (Malware 10), IEEE Press, 2010, pp. 9–16.
9. M. Renauld et al., "A Formal Study of Power Variability Issues and Side-Channel Attacks for Nanoscale Devices," Advances in Cryptology—EUROCRYPT 2011, LNCS 6632, Springer, 2011, pp. 109–128.
10. M. Feldman, "Adapteva Builds Manycore Processor That Will Deliver 70 Gigaflops/Watt," HPCwire,3 Oct. 2011; www.hpcwire.com/hpcwire/2011-10-03adapteva_builds_manycore_processor_that_will_deliver_70_gigaflops_watt.html .
11. J.H. Collet et al., "Chip Self-Organization and Fault Tolerance in Massively Defective Multicore Array," IEEE Trans. Dependable and Secure Computing, vol. 8, no. 2, 2011, pp. 207–217.

Index Terms:
nanocomputing, fault tolerance, dependable computing, computer security
Citation:
Jean Arlat, Zbigniew Kalbarczyk, Takashi Nanya, "Nanocomputing: Small Devices, Large Dependability Challenges," IEEE Security & Privacy, vol. 10, no. 1, pp. 69-72, Jan.-Feb. 2012, doi:10.1109/MSP.2012.17
Usage of this product signifies your acceptance of the Terms of Use.