This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Improving Throughput of Power-Constrained Many-Core Processors Based on Unreliable Devices
July-Aug. 2013 (vol. 33 no. 4)
pp. 16-24
Hao Wang, University of Wisconsin-Madison
Nam Sung Kim, University of Wisconsin-Madison
It has been reported that carbon nanotube (CNT) devices are faster and consume less power than CMOS devices. However, current CNT devices exhibit a higher defect rate than CMOS devices. To reduce the defect rate of CNT devices, a device-level redundancy technique can be adopted. However, more device-level redundancy in turn increases area, delay, and power consumption of integrated circuits (ICs). In this article, the authors propose to use slightly less device-level redundancy than required for all processor cores to be defect-free for a yield target, which makes cores smaller, faster, and more power efficient. Although some cores can be defective with less device-level redundancy, many-core processors can tolerate some defective cores by design. Under the same power and yield constraints, the authors demonstrate that a CNT processor with less device-level redundancy can provide 1.75 times higher throughput despite also being nearly 2 times smaller than a CNT processor that has more device-level redundancy and that also makes all cores defect free.
Index Terms:
Program processors,CMOS integrated circuits,Redundancy,Multicore processing,Inverters,System-on-chip,Carbon nanotubes,Power system reliability,power constraint,carbon nanotube,many-core processor,reliability
Citation:
Hao Wang, Nam Sung Kim, "Improving Throughput of Power-Constrained Many-Core Processors Based on Unreliable Devices," IEEE Micro, vol. 33, no. 4, pp. 16-24, July-Aug. 2013, doi:10.1109/MM.2013.69
Usage of this product signifies your acceptance of the Terms of Use.