The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.02 - March-April (2013 vol.33)
pp: 18-26
ABSTRACT
CMOS integrated-circuit supply-voltage reduction has plateaued in recent years as increased transistor variability has limited transistor-threshold voltage scaling. The deeply depleted channel transistor, implemented on bulk CMOS, provides a low-cost option to re-enable voltage scaling on both future and legacy CMOS fabrication processes by reducing random variability and providing a strong body factor to pull in systematic variation and compensate for environmental effects resulting in 50 percent lower power at matched performance.
INDEX TERMS
Transistors, CMOS integrated circuits, Voltage control, Random access memory, Threshold voltage, DDC, low power, voltage scaling, VLSI, CMOS, body bias, deeply depleted channel transistor, undoped channel transistor
CITATION
Robert Rogenmoser, Lawrence T. Clark, "Reducing Transistor Variability for High Performance Low Power Chips", IEEE Micro, vol.33, no. 2, pp. 18-26, March-April 2013, doi:10.1109/MM.2013.10
REFERENCES
1. V.K. De, X. Tang, and J.D. Meindl, "Random MOSFET Parameter Fluctuation Limits to Gigascale Integration (GSI)," Proc. Symp. VLSI Technology, IEEE, 1996, pp. 198-199.
2. J.V. Faricelli, "Layout-Dependent Proximity Effects in Deep Nanoscale CMOS," Proc. IEEE Custom Integrated Circuits Conf., IEEE, 2010, pp. 1-8.
3. R. Rogenmoser, "Reducing Transistor Variability for High Performance Low Power Chips," Hot Chips 24, 2012.
4. K.A. Bowman, S.G. Duvall, and J.D. Meindl, "Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration," IEEE J. Solid-State Circuits, Feb. 2002, pp. 183-190.
5. L.T. Clark, M. Morrow, and W. Brown, "Reverse-Body Bias and Supply Collapse for Low Effective Standby Power," IEEE Trans. Very Large Scale Integration (VLSI) Systems, Sept. 2004, pp. 947-956.
6. H. Mair et al., "A 65-nm Mobile Multimedia Applications Processor with an Adaptive Power Management Scheme to Compensate for Variations," Proc. IEEE Symp. VLSI Circuits, IEEE, 2006, pp. 224-225.
7. J. Tschanz et al., "Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage," IEEE J. Solid-State Circuits, Nov. 2002, pp. 1396-1402.
8. M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching Properties of MOS Transistors," IEEE J. Solid-State Circuits, Oct. 1989, pp. 1433-1439.
9. K. von Arnim et al., "An Effective Switching Current Methodology to Predict the Performance of Complex Digital Circuits," Proc. IEEE Int'l Electron Devices Meeting, IEEE, 2007, pp. 483-486.
10. K. Fujita et al., "Advanced Channel Engineering Achieving Aggressive Reduction of VT Variation for Ultra-Low-Power Applications," Proc. IEEE Int'l Electron Devices Meeting, IEEE, 2011, pp. 32.3.1-32.3.4.
11. L.T. Clark et al., "A Highly Integrated 65-nm SoC Process with Enhanced Power/Performance of Digital and Analog Circuits," Proc. IEEE Int'l Electron Devices Meeting, IEEE, 2012, pp. 14.4.1-14.4.4.
12. C. Auth et al., "A 22 nm High Performance and Low-Power CMOS Technology Featuring Fully-Depleted Tri-Gate Transistors, Self-Aligned Contacts and High Density MIM Capacitors," Proc. Symp. VLSI Technology, IEEE, 2012, pp. 131-132.
13. T.B. Hook, "Fully Depleted Devices for Designers: FDSOI and FinFETs," Proc. IEEE Custom Integrated Circuits Conf., IEEE, 2010, pp. 1-7.
5 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool