Issue No.05 - Sept.-Oct. (2012 vol.32)
pp: 10-24
Vibhu Sharma , Katholieke Universiteit Leuven
Stefan Cosemans , Katholieke Universiteit Leuven
Francky Catthoor , Katholieke Universiteit Leuven
Wim Dehaene , Katholieke Universiteit Leuven
Medical diagnosis and healthcare are at the onset of a revolution fueled by improvements in smart sensors and body area networks. Those sensor nodes' computation and memory requirements are growing, but their energy resources do not increase; thus, more energy-efficient memories and processors are required. New circuit-design techniques that drastically reduce the static RAM (SRAM) memories' energy consumption while still achieving tens of megahertz of operation are discussed.
Random access memory, Energy consumption, Intelligent sensors, Energy efficiency, Memory management, Transistors, low-energy write operation, ultra-low energy, static RAM design, SRAM design, variability resilient, local assist circuitry, low-swing dual-threshold-voltage 8T cell, charge-limited sequential sensing, calibration
Vibhu Sharma, Stefan Cosemans, Maryam Ashouie, Jos Huisken, Francky Catthoor, Wim Dehaene, "Ultra Low-Energy SRAM Design for Smart Ubiquitous Sensors", IEEE Micro, vol.32, no. 5, pp. 10-24, Sept.-Oct. 2012, doi:10.1109/MM.2012.58
1. B. Gyselinckx et al., "Human++: Autonomous Wireless Sensors for Body Area Networks," Proc. IEEE Custom Integrated Circuits Conf., IEEE CS, 2005, pp. 13-19.
2. G. Declerck, "A Look into the Future of Nanoelectronics," Proc. Symp. VLSI Technology, IEEE CS, 2005, pp. 6-10.
3. Y.J. Chang and F. Lai, "Dynamic Zero-Sensitivity Scheme for Low-Power Cache Memories," IEEE Micro, July/Aug. 2005, pp. 20-32.
4. J. Hulzink et al., "An Ultra Low Energy Biomedical Signal Processing System Operating at Near-Threshold," IEEE Trans. Biomedical Circuits and Systems, vol. 5, no. 6, 2011, pp. 546-554.
5. S. Cosemans, W. Dehaene, and F. Catthoor, "A Low-Power Embedded SRAM for Wireless Applications," IEEE J. Solid-State Circuits, vol. 42, no. 7, 2007, pp 1607-1617.
6. L. Chang et al., "Stable SRAM Cell Design for the 32nm Node and Beyond," Proc. Symp. VLSI Technology, IEEE CS, 2005, pp. 128-129.
7. N. Verma and A. Chandrakasan, "A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy," IEEE J. Solid-State Circuits, vol. 43, no. 1, 2008, pp. 141-149.
8. S. Cosemans, W. Dehaene, and F. Catthoor, "A 3.6 pJ/Access 480MHz, 128 kbit On-Chip SRAM with 850 MHz Boost Mode in 90 nm CMOS with Tunable Sense Amplifiers," IEEE J. Solid-State Circuits, vol. 44, no. 7, 2009, pp. 2065-2077.
9. V. Sharma et al., "A 4.4 pJ/Access 80 MHz, 128 kbit Variability Resilient SRAM with Multi-sized Sense Amplifier Redundancy," IEEE J. Solid-State Circuits, vol. 46, no. 10, 2011, pp. 2416-2430.
10. V. Sharma et al., "8T SRAM with Mimicked Negative Bit-lines and Charge Limited Sequential Sense Amplifier for Wireless Sensor Nodes," Proc. ESSCIRC, IEEE CS, 2011, pp. 531-534.
11. B.D. Yang and L.S. Kim, "A Low-Power SRAM Using Hierarchical Bitline and Local Sense Amplifiers," IEEE J. Solid-State Circuits, vol. 40, no. 6, 2005, pp. 1366-1376.
12. V. Sharma et al., "Ultra Low-Power Litho Friendly Local Assist Circuitry for Variability Resilient 8T SRAM," Proc. Conf. Design, Automation and Test in Europe (DATE 12), IEEE CS, 2012, pp. 1042-1047.